CS4525-CNZR Cirrus Logic Inc, CS4525-CNZR Datasheet - Page 66

• Manufacturer Part Number: CS4525-CNZR
• Description: IC PWM Controller+power Stage
• Manufacturer: Cirrus Logic Inc
• Series: Popguard®r
• Type: Class Dr

Specifications of CS4525-CNZR

• Output Type: 2-Channel (Stereo) or 4-Channel (Quad)
• Max Output Power X Channels @ Load: 30W x 1 @ 4 Ohm; 15W x 2 @ 8 Ohm
• Voltage - Supply: 8 V ~ 18 V
• Features: ADC, Depop, I²C, I²S, Mute, PWM, Short-Circuit and Thermal Protection, Volume Control
• Mounting Type: Surface Mount
• Package / Case: 48-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1586 - REFERENCE BOARD FOR CS4525 PWM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

66
8. REGISTER QUICK REFERENCE
This table shows the register names and their associated default values.
Adr
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
01h Clock Config
02h Input Config
03h Aux Config
04h Output Cfg
05h Foldback Cfg
06h Mixer Config
07h Tone Config
08h Tone Control
09h EQ Config
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
20h
21h
22h
23h
24h
BiQuad 1
A1 Coeff
BiQuad 1
A2 Coeff
BiQuad 1
B0 Coeff
BiQuad 1
B1 Coeff
BiQuad 1
B2 Coeff
BiQuad 2
A1 Coeff
BiQuad 2
A2 Coeff
BiQuad 2
B0 Coeff
BiQuad 2
B1 Coeff
Name
page 69
page 71
page 72
page 73
page 74
page 75
page 76
page 78
page 78
OutputCfg1 OutputCfg0 PWMDSel1 PWMDSel0 OutputDly3 OutputDly2 OutputDly1 OutputDly0
EnAuxPort DlyPortCfg1 DlyPortCfg0
PreScale2
EnSysClk
SelectVP
DeEmph
ADC/SP
Treble3
Freeze
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB-8
LSB+7
MSB
MSB
MSB
MSB
MSB
MSB
MSB
MSB
MSB
7
1
0
0
0
1
0
0
1
0
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
.............................................................................................................................
PreScale1
DivSysClk
EnAnHPF
Loudness
EnTherm
HiZPSig
Treble2
6
0
1
0
0
0
0
0
0
0
EnDigHPF
PreScale0
BassMgr2
Reserved
ClkFreq1
LockAdj
Treble1
5
0
0
0
0
0
0
0
0
0
AttackDly1
BassMgr1
AuxI²S/LJ
Reserved
ClkFreq0
SPRate1
TrebFc1
Treble0
4
1
x
0
0
0
0
0
0
0
HP/MutePol
RChDSel1
AttackDly0
BassMgr0
RChMix1
SPRate0
TrebFc0
Bass3
3
0
0
0
1
0
0
1
0
x
RChDSel0
Reserved
RChMix0
HP/Mute
BassFc1
EnFloor
Bass2
DIF2
2
0
0
1
0
0
0
0
0
0
EnChBPEq EnChAPEq
PhaseShift
LChDSel1
RmpSpd1
LChMix1
BassFc0
Bass1
DIF1
1
0
0
0
0
1
0
1
0
0
CS4525
DS726PP3
EnToneCtrl
LChDSel0
RmpSpd0
FreqShift
LChMix0
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
MSB-7
LSB+8
Bass0
DIF0
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
0
0
0
0
0
1
0
0
0
0