IPR-RLDII/UNI Altera, IPR-RLDII/UNI Datasheet - Page 75

• Manufacturer Part Number: IPR-RLDII/UNI
• Description: IP CORE Renewal Of IP-RLDII/UNI
• Manufacturer: Altera

Specifications of IPR-RLDII/UNI

• Software Application: IP CORE, Memory Controllers, SDRAM
• Supported Families: Arria II GZ, Stratix III, Stratix IV, HardCopy III
• Core Architecture: FPGA
• Core Sub-architecture: Arria, HardCopy, Stratix
• Rohs Compliant: NA
• Lead Free Status / RoHS Status: na

Document Revision History
How to Contact Altera
December 2010 Altera Corporation
December 2010
July 2010
February 2010
January 2010
November 2009
Date
2.1
2.0
1.2
1.1
1.0
Version
This chapter provides additional information about the document and Altera.
The following table shows the revision history for this document.
To locate the most up-to-date information about Altera products, refer to the
following table.
Technical support
Technical training
Product literature
Non-technical support (General)
Note to Table:
(1) You can also contact your local Altera sales office or sales representative.
Updated for the Altera Complete Design Suite version 10.0 release.
Corrected typos.
Updated features.
First published.
■
■
■
■
■
■
■
Contact
(Software Licensing)
Updated
Updated
Added information to
Added new
Updated
Added
Updated
(1)
The OCT Sharing
Device Family
Design
Reset and Clock
Latency
Parameter Settings
Flows, added new
information.
HardCopy Migration Design
Contact Method
Support,
Interface.
Generation, and
Website
Website
Website
Email
Email
Email
chapter.
Features
Generated Files
Changes
Section IV. RLDRAM II Controller with UniPHY IP User Guide
list, and
Read Datapath
www.altera.com/support
www.altera.com/training
[e-mail]
www.altera.com/literature
[e-mail]
[e-mail]
Additional Information
External Memory Interface Handbook Volume 3
Guidelines.
Resource Utilization
information.
information.
Address
tables.