IPR-RLDII/UNI Altera, IPR-RLDII/UNI Datasheet - Page 32
![IP CORE Renewal Of IP-RLDII/UNI](/photos/24/19/241946/4696147_sml.jpg)
IPR-RLDII/UNI
Manufacturer Part Number
IPR-RLDII/UNI
Description
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer
Altera
Datasheet
1.IP-RLDIIUNI.pdf
(76 pages)
Specifications of IPR-RLDII/UNI
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GZ, Stratix III, Stratix IV, HardCopy III
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
3–4
Board Settings
External Memory Interface Handbook Volume 3
Section IV. RLDRAM II Controller with UniPHY IP User Guide
Setup and Hold Derating
Table 3–6. Memory Timing Parameters (Part 2 of 2)
The Board Settings tab allows you to enter values derived from board simulation and
from the manufacturer’s memory device data sheet.
The slew rate of output signals affects the setup and hold times of the memory device.
Enter input slew rate derating parameters from the memory device data sheet to
obtain derated setup and hold times.
Table 3–7. Setup and Hold Derating Parameters (Part 1 of 2)
tCKDK_max
tCKDK_min
tAS Vref to CK/CK# Crossing
tAS VIH MIN to CK/CK# Crossing
tAH CK/CK# Crossing to Vref
tAH CK/CK# Crossing to VIH MIN
tDS Vref to CK/CK# Crossing
tDS VIH MIN to CK/CK# Crossing
tDH CK/CK# Crossing to Vref
Parameters
Parameters
Clock to input data clock (max).
Clock to input data clock (min).
For a given address/command and CK/CK# slew rate, the
memory device data sheet provides a corresponding "tAS
Vref to CK/CK# Crossing" value that can be used to
determine the derated address/command setup time.
For a given address/command and CK/CK# slew rate, the
memory device data sheet provides a corresponding "tAS
VIH MIN to CK/CK# Crossing" value that can be used to
determine the derated address/command setup time.
For a given address/command and CK/CK# slew rate, the
memory device data sheet provides a corresponding "tAH
CK/CK# Crossing to Vref" value that can be used to
determine the derated address/command hold time.
For a given address/command and CK/CK# slew rate, the
memory device data sheet provides a corresponding "tAH
CK/CK# Crossing to VIH MIN" value that can be used to
determine the derated address/command hold time.
For a given data and DK/DK# slew rate, the memory device
data sheet provides a corresponding "tDS Vref to CK/CK#
Crossing" value that can be used to determine the derated
data setup time.
For a given data and DK/DK# slew rate, the memory device
data sheet provides a corresponding "tDS VIH MIN to
CK/CK# Crossing" value that can be used to determine the
derated data setup time.
For a given data and DK/DK# slew rate, the memory device
data sheet provides a corresponding "tDH CK/CK# Crossing
to Vref" value that can be used to determine the derated
data hold time.
Description
Description
December 2010 Altera Corporation
Chapter 3: Parameter Settings
Board Settings