IPR-ED8B10B Altera, IPR-ED8B10B Datasheet - Page 9

no-image

IPR-ED8B10B

Manufacturer Part Number
IPR-ED8B10B
Description
IP CORE Renewal Of IP-ED8B10B
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-ED8B10B

Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Encoder/Decoder, 8b/10b for Gigabit Ethernet and Fibre Channel
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Chapter 1: About This MegaCore Function
Installation and Licensing
© November 2009 Altera Corporation
1
All megafunctions in a device time out simultaneously when the most restrictive
evaluation time is reached. If there is more than one megafunction in a design, a
specific megafunction’s time-out behavior may be masked by the time-out behavior
of the other megafunctions.
For MegaCore functions, the untethered timeout is 1 hour; the tethered timeout value
is indefinite.
Your design stops working after the hardware evaluation time expires, and the
following events occur:
Untethered—the design runs for a limited time
Tethered—requires a connection between your board and the host computer. If
tethered mode is supported by all megafunctions in a design, the device can
operate for a longer time or indefinitely
For the encoder:
For the decoder:
The ena input signal is forced low (deasserted).
The dataout output is forced to the k28.5 pattern.
The valid output is forced low (deasserted).
The ena input signal is forced low (deasserted).
The dataout output is forced to all zeros.
The valid output is forced low (deasserted).
Preliminary
8B10B Encoder/Decoder MegaCore Function User Guide
1–5

Related parts for IPR-ED8B10B