IPR-ED8B10B Altera, IPR-ED8B10B Datasheet

no-image

IPR-ED8B10B

Manufacturer Part Number
IPR-ED8B10B
Description
IP CORE Renewal Of IP-ED8B10B
Manufacturer
Altera
Type
MegaCorer
Datasheets

Specifications of IPR-ED8B10B

Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Encoder/Decoder, 8b/10b for Gigabit Ethernet and Fibre Channel
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
Introduction
Features
Functional
Description
Altera Corporation
A-DS-IPED8B10B-1.02
November 2001; ver. 1.02
Encoders and decoders are used for physical layer coding for Gigabit
Ethernet, Fibre Channel, and other applications. The 8b/10b encoder
takes byte inputs, and generates a direct current (DC) balanced stream
(equal number of 1s and 0s) with a maximum run length of 5. Some of the
individual 10-bit codes will have an equal number of 1s and 0s, while
others will have either four 1s and six 0s, or, six 1s and four 0s. In the latter
case, the disparity between 1s and 0s is used as an input to the next 10-bit
code generation, so that the disparity can be reversed, and maintain an
overall balanced stream. For this reason, some 8-bit inputs have two valid
10-bit codes, depending on the input disparity.
The Altera
compact, high performance core capable of encoding and decoding at
Gigabit Ethernet rates (125 MHz: 1 Gbps). The ED8B10B is optimized for
the APEX
I
I
I
I
I
The ED8B10B can encode one 8-bit byte of data into a 10-bit transmission
code, and decode a 10-bit code into one 8-bit byte of data.
illustrates the bidirectional conversion process.
The eight input bits are named A, B, C, D, E, F, G, H. Bit A is the least
significant bit (LSB), and bit H is the most significant bit (MSB). They are
split into two groups: The five-bit group A, B, C, D, E, and the three-bit
group F, G, H.
The coded bits are named a, b, c, d, e, i, f, g, h, j (the order is not
alphabetical). These bits are also split into two groups: the six-bit group a,
b, c, d, e, i, and the four-bit group f, g, h, j.
Look-up table (LUT)-based implementation of encoder
Industry compatible special character coding
Complies with all applicable standards, including:
Quartus
and static timing analysis of designs prior to licensing
Secure register transfer level (RTL) simulation models allow
simulation with user design in third-party simulators
Institute of Electrical and Electronics Engineers, IEEE 802.3z,
Media Access Control (MAC) Parameters, Physical Layer, Repeater
and Management Parameters for 1000 Mb/s Operation, 1998,
paragraphs 36.2.4.1 to 36.2.4.6.
TM
®
8b10b Encoder/Decoder MegaCore
20K, FLEX 10K
®
II software, and OpenCore
8b10b Encoder/Decoder
®
, and Mercury
MegaCore Function
®
TM
feature allow place-and-route
devices.
®
Function (ED8B10B) is a
(ED8B10B)
Figure 1
Data Sheet
1

Related parts for IPR-ED8B10B

IPR-ED8B10B Summary of contents

Page 1

... The five-bit group and the three-bit group The coded bits are named (the order is not alphabetical). These bits are also split into two groups: the six-bit group and the four-bit group Altera Corporation A-DS-IPED8B10B-1.02 8b10b Encoder/Decoder MegaCore Function ® ...

Page 2

... In applications where encoded characters are transmitted bit-serially, the comma character (K28.5) is usually used for alignment purposes as its 10-bit code is guaranteed not to occur elsewhere in the encoded bit stream, except after K28.7 which is normally only sent during diagnostic 8b10b Conversion LSB sent first Altera Corporation ...

Page 3

... If these conditions are not met, the decoder flags an error by asserting its rderr output. B For details on running disparity rules, see the IEEE 802.3z specification, paragraph 36.2.4.4. Altera Corporation 8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet lists the special K codes used by the ED8B10B. Equivalent 8-Bit Codes K28.0 8'b000_11100 K28 ...

Page 4

... Setting rdin to 1 forces the encoder to produce an encoded word with negative or neutral disparity. 4 Figure 1 on page 2 shows a block diagram of the encoder. clk reset_n kin enable idle_ins datain [7:0] rdin rdforce for an illustration of the Table 1 on page 3 for kerr dataout [9:0] valid rdout rdcascade Altera Corporation ...

Page 5

... Note: (1) The enable, idle_ins, and rdforce signals are set high (logic 1). Altera Corporation 8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet Figure 3 shows two encoders connected together to kerr dataout [9:0] valid rdout rdcascade kerr ...

Page 6

... The _pre2 registers are set at the same time as datain and kin. reg rdforce_pre2; reg rdin_pre2; // The _pre1 registers provide an extra clock tick of delay reg rdforce_pre1; reg rdin_pre1; always @ (posedge clk) begin rdforce <= rdforce_pre1; rdforce_pre1 <= rdforce_pre2; rdin <= rdin_pre1; rdin_pre1 <= rdin_pre2; end 6 Figure 4 on page 7). Altera Corporation ...

Page 7

... When the idle_del signal is asserted, it deletes all 10-bit words identified as the special IDLE character of K28.5. When the receiver detects a disparity error, the rderr signal is asserted. Figure 5 Figure 5. ED8B10B Decoder Altera Corporation 8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet n n+1 n+2 a ...

Page 8

... Figure 6. Decoder Timing Diagram clk datain, enable dataout, kout, kerr, rdout, rderr rdforce, rdin 8 Figure 4 on page 7). n n Altera Corporation ...

Page 9

... Input idle_del Input enable Input datain[9:0] Altera Corporation 8b10b Encoder/Decoder MegaCore Function (ED8B10B) Data Sheet and 3 list the input/output signals for the encoder, and decoder. Description Clock. The input is latched, and the result is output on this clock. There is a three clock cycle latency between the input and output. ...

Page 10

... Cascaded Running disparity. Used when decoders are cascaded. shows the required speed and estimated gate count of the Mode LEs/LCs ESBs/EABs 56 133 56 137 58 129 f (MHz) MAX (2) 2 173 0 150 (2) 1 216 0 223 (2) 2 138 0 147 Altera Corporation ...

Page 11

... Altera Corporation in the U.S. and (408) 544-7000 other countries. All other product or service names are the property of their respective holders. Altera products http://www.altera.com are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and Applications Hotline: copyrights ...

Related keywords