DP83865DVH National Semiconductor, DP83865DVH Datasheet - Page 31

10/100/1000BASE-T TRANSCEIVER, SMD

DP83865DVH

Manufacturer Part Number
DP83865DVH
Description
10/100/1000BASE-T TRANSCEIVER, SMD
Manufacturer
National Semiconductor
Datasheets

Specifications of DP83865DVH

Data Rate
1000Mbps
No. Of Ports
1
Ethernet Type
IEEE 802.3u, IEEE 802.3z
Supply Current
430µA
Supply Voltage Range
2.375V To 2.625V, 3.135V To 3.465V
Operating Temperature Range
0°C To +70°C
Interface Type
GMII, MII, RGMII
Rohs Compliant
Yes
Leaded Process Compatible
No
Peak Reflow Compatible (260 C)
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83865DVH
Manufacturer:
Texas Instruments
Quantity:
10 000
Company:
Part Number:
DP83865DVH
Quantity:
3 500
Part Number:
DP83865DVH/NOPB
Manufacturer:
NXP
Quantity:
1 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83865DVH/NOPB
Manufacturer:
NSC
Quantity:
8 000
Part Number:
DP83865DVH/NOPB
0
2.0 Register Block
This register summarizes all the strap options. These can only be changed through restrapping and resetting the PHY.
13:12
11:0
4:0
Bit
Bit
15
14
13
12
15
14
11
10
9
8
7
6
5
MAC Clock Enable
NC Mode Enable
PHYADDR[4:0]
Table 14. 1000BASE-T Extended Status Register (1KSCR) address 0x0F (15’d)
1000BASE-X
1000BASE-X
1000BASE-T
1000BASE-T
Duplex Mode
MDIX Enable
Multi Enable
Half Duplex
Half Duplex
Full Duplex
Full Duplex
AN Enable
Speed[1:0]
Bit Name
Reserved
Bit Name
Reserved
Reserved
Reserved
Table 15. Strap Option Register (STRAP_REG) address 0x10 (16’d)
(Continued)
STRAP[0_0001],
STRAP[00], RO Speed Select: Pins 8 and 7. Default value for bits 6 and 13 of reg-
STRAP[1], RO Auto-Negotiation Enable: Pin 10. Default value for bit 12 of reg-
STRAP[1], RO Duplex Mode: Pin 9. Default value for bit 8 of register 0x00.
STRAP[0], RO Non-Compliant Mode: Pin 1. Default value for bit 9 of register
STRAP[1], RO MAC Clock Output Enable: Pin 88.
STRAP[1], RO Auto MDIX Enable: Pin 89. Default value for bit 15 of register
STRAP[0], RO Multi Port Enable: Pin 94. Default value for bit 10 of register
Default
Default
0, RO
0, RO
0, RO
0, RO
0, P
0, P
1, P
1, P
RO
1000BASE-X Full Duplex Support:
1 = 1000BASE-X is supported by the local device.
0 = 1000BASE-X is not supported.
DP83865 does not support 1000BASE-X and bit should always
be read back as “0”.
1000BASE-X Half Duplex Support:
1 = 1000BASE-X is supported by the local device.
0 =1000BASE-X is not supported.
DP83865 does not support 1000BASE-X and bit should always
be read back as “0”.
1000BASE-T Full Duplex Support:
1 = 1000BASE-T is supported by the local device.
0 =1000BASE-T is not supported.
1000BASE-T Half Duplex Support:
1 = 1000BASE-T is supported by the local device.
0 =1000BASE-T is not supported.
Reserved by IEEE: Write ignored, read as 0.
ister 0x00.
ister 0x00.
Write as 0, ignore on read.
0x12.
Write as 0, ignore on read.
Write as 0, ignore on read.
0x12.
0x09.
PHY Address: Pins 95, 18, 17,14, 13. Default for bits 4:0 of reg-
ister 0x1F.
31
Description
Description
www.national.com

Related parts for DP83865DVH