SI4031-B1-FM Silicon Laboratories Inc, SI4031-B1-FM Datasheet - Page 34

IC TX 240-930MHZ -8-13DB 20VQFN

SI4031-B1-FM

Manufacturer Part Number
SI4031-B1-FM
Description
IC TX 240-930MHZ -8-13DB 20VQFN
Manufacturer
Silicon Laboratories Inc
Type
ISM Transmitterr
Datasheet

Specifications of SI4031-B1-FM

Package / Case
20-VQFN
Frequency
240MHz ~ 930MHz
Applications
General Purpose
Modulation Or Protocol
FSK, GFSK, OOK
Data Rate - Maximum
256 kbps
Power - Output
13dBm
Current - Transmitting
30mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
1.8 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Operating Frequency
240 MHz to 930 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Operating Supply Voltage
1.8 V to 3.6 V
Supply Current
30 mA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SI4031-B1-FM
Manufacturer:
SILICON LABS/芯科
Quantity:
20 000
Part Number:
SI4031-B1-FMR
Manufacturer:
INFINEON
Quantity:
12 000
Part Number:
SI4031-B1-FMR
0
Company:
Part Number:
SI4031-B1-FMR
Quantity:
10 000
Si4030/31/32-B1
6. Data Handling and Packet Handler
The internal modem is designed to operate with a packet including a 10101... preamble structure. To configure the
modem to operate with packet formats without a preamble or other legacy packet structures contact customer
support.
6.1. TX FIFO
A 64 byte FIFO is integrated into the chip for TX, as shown in Figure 11. "Register 7Fh. FIFO Access" is used to
access the FIFO. A burst write, as described in "3.1. Serial Peripheral Interface (SPI)" on page 15, to address 7Fh
will write data to the TX FIFO.
TX FIFO
TX FIFO Almost Full
Threshold
TX FIFO Almost Empty
Threshold
Figure 11. FIFO Threshold
The TX FIFO has two programmable thresholds. An interrupt event occurs when the data in the TX FIFO reaches
these thresholds. The first threshold is the FIFO almost full threshold, txafthr[5:0]. The value in this register
corresponds to the desired threshold value in number of bytes. When the data being filled into the TX FIFO crosses
this threshold limit, an interrupt to the microcontroller is generated so the chip can enter TX mode to transmit the
contents of the TX FIFO. The second threshold for TX is the FIFO almost empty Threshold, txaethr[5:0]. When the
data being shifted out of the TX FIFO drops below the almost empty threshold an interrupt will be generated. The
microcontroller will need to switch out of TX mode or fill more data into the TX FIFO. The transceiver can be
configured so that when the TX FIFO is empty it will automatically exit the TX state and return to one of the low
power states. When TX is initiated, it will transmit the number of bytes programmed into the packet length field
(Reg 3Eh). When the packet ends, the chip will return to the state specified in register 07h. For example, if 08h is
written to address 07h then the chip will return to the STANDBY state. If 09h is written then the chip will return to
the READY state.
34
Rev 1.1

Related parts for SI4031-B1-FM