M306N5FCTFP Renesas Electronics America, M306N5FCTFP Datasheet - Page 379

IC M16C MCU FLASH 100QFP

M306N5FCTFP

Manufacturer Part Number
M306N5FCTFP
Description
IC M16C MCU FLASH 100QFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/6Nr
Datasheets

Specifications of M306N5FCTFP

Core Processor
M16C/60
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, I²C, IEBus, SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
87
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
5K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 26x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M306N5FCTFP
Manufacturer:
ON
Quantity:
36 000
Part Number:
M306N5FCTFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N5FCTFP#UK
Manufacturer:
XILINX
Quantity:
1 400
Part Number:
M306N5FCTFP#UK
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
M306N5FCTFP#UK
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
M306N5FCTFP#UKJ
Manufacturer:
Renesas Electronics America
Quantity:
10 000
M16C/6N Group (M16C/6N5)
Rev.2.40
REJ09B0011-0240
If the CPU reads the ADi register (i = 0, 1) at the same time the conversion result is stored in the ADi register
after completion of A/D conversion, an incorrect value may be stored in the ADi register. This problem
occurs when a divide-by-n clock derived from the main clock or a sub clock is selected for CPU clock.
• When operating in one-shot or single-sweep mode
• When operating in repeat mode or repeat sweep mode 0 or 1
If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to
0 (A/D conversion halted), the conversion result of the A/D converter is undefined. The contents of ADi
register irrelevant to A/D conversion may also become undefined. If while A/D conversion is underway the
ADST bit is set to 0 in a program, ignore the values of all ADi registers.
When setting the ADST bit to 0 in single sweep mode during A/D conversion and A/D conversion is aborted,
disable the interrupt before setting the ADST bit to 0.
The applied intermediate potential may cause more increase in power consumption than other analog input
pins (AN0 to AN3, AN0_0 to AN0_7, and AN2_0 to AN2_7), since the AN4 to AN7 are used with the KI0 to
______
KI3.
Check to see that A/D conversion is completed before reading the target ADi register. (Check the IR bit in
the ADIC register to see if A/D conversion is completed.)
Use the main clock for CPU clock directly without dividing it.
Apr 14, 2006
page 357 of 372
23. Usage Notes
______

Related parts for M306N5FCTFP