UPD70F3736GK-GAK-AX Renesas Electronics America, UPD70F3736GK-GAK-AX Datasheet - Page 171

• Manufacturer Part Number: UPD70F3736GK-GAK-AX
• Description: MCU 32BIT V850ES/JX3-L 80-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3736GK-GAK-AX

• Package / Case: *
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 20MHz
• Number Of I /o: 66
• Core Processor: RISC
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Program Memory Size: 256KB (256K x 8)
• Data Converters: A/D 8x10b, D/A 1x8b
• Oscillator Type: Internal
• Peripherals: DMA, LVD, PWM, WDT
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Core Size: 32-Bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

5.8
executed in the external bus cycle.
instruction fetch (successive).
accesses due to bus size limitations.
Bus hold, DMA transfer, operand data accesses, instruction fetch (branch), and instruction fetch (successive) are
Bus hold has the highest priority, followed by DMA transfer, operand data access, instruction fetch (branch), and
An instruction fetch may be inserted between the read access and write access in a read-modify-write access.
If an instruction is executed for two or more accesses, an instruction fetch and bus hold are not inserted between
Bus Priority
Priority
High
Low
CHAPTER 5 BUS CONTROL FUNCTION
Bus hold
DMA transfer
Operand data access
Instruction fetch (branch)
Instruction fetch (successive)
Preliminary User’s Manual U18952EJ1V0UD
Table 5-3. Bus Priority
External Bus Cycle
External device
DMAC
CPU
CPU
CPU
Bus Master
171