HD6473834HV Renesas Electronics America, HD6473834HV Datasheet - Page 262

• Manufacturer Part Number: HD6473834HV
• Description: MCU 5V 32K PB-FREE 100-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Lr

Specifications of HD6473834HV

• Core Processor: H8/300L
• Core Size: 8-Bit
• Speed: 5MHz
• Connectivity: SCI
• Peripherals: LCD, PWM
• Number Of I /o: 71
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

When an internal clock is used, a serial clock is output from pin SCK
transmit data. After data transmission is completed, the serial clock is not output until bit STF is
set again. During this time, pin SO
When an external clock is used, data is transmitted in synchronization with the serial clock input at
pin SCK
be input; no data is transmitted and the SCSR2 overrun error flag (bit ORER) is set to 1. Pin SO
continues to output the value of the last preceding bit. Overrun errors are not detected when both
pin CS is at the high level and PMR3 bit CS = 1.
While transmission is stopped, the output value of pin SO
SCSR2.
During a transmission or while waiting for CS input, the CPU cannot read or write the data buffer.
If a read instruction is executed, H'FF will be read; if a write instruction is executed, the buffer
contents will not change. In either case the wait flag (bit WT) in SCSR2 will be set to 1.
If bit CS = 1 in PMR3 and during transmission a high-level signal is detected at pin CS, the
transmit operation will immediately be aborted, setting the abort flag (bit ABT) to 1. At the same
time bit IRRS2 in interrupt request register 2 (IRR2) will be set to 1, and bit STF will be cleared to
0. Pins SCK
ABT is set to 1. It must be cleared before resuming the transfer.
Receiving: A receive operation is carried out as follows.
If an internal clock is used, a serial clock is output from pin SCK
starts. After receiving is completed, the serial clock is not output until bit STF is set again. When
an external clock source is used, data is received in synchronization with the clock input at pin
SCK
further data is received and the SCSR2 overrun error flag (bit ORER) is set to 1. Overrun errors
are not detected when both pin CS is high and bit CS = 1 in PMR3.
Set bits SI2 and SCK2 in port mode register 3 (PMR3) to 1, designating use of the SI
SCK
Select the serial clock and, in the case of internal clock operation, the data gap in SCR2.
Allocate an area to hold the received data in the serial data buffer by designating the receive
start address in the lower 5 bits of the start address register (STAR) and the receive end address
in the lower 5 bits of the end address register (EDAR).
Set the start/busy flag (bit STF) to 1. If bit CS = 0 in PMR3, receiving starts as soon as STF is
set. If CS = 1 in PMR3, receiving starts when CS goes low.
After receiving is completed, bit IRRS2 in interrupt request register 2 (IRR2) is set to 1, and bit
STF is cleared to 0.
Read the received data from the serial data buffer.
2
. After receiving is completed, an overrun occurs if the serial clock continues to be input; no
2
2
. After data transmission is completed, an overrun occurs if the serial clock continues to
pin functions. If necessary, set bit CS in PMR3 to select the CS pin function.
2
and SO
2
will go to the high-impedance state. Data transfer is not possible while bit
2
continues to output the value of the last bit transmitted.
2
can be changed by rewriting bit SOL in
2
when the receive operation
2
in synchronization with the
2
and
245
2