R4F24268NVFQV Renesas Electronics America, R4F24268NVFQV Datasheet - Page 426

MCU 256K FLASH 48K 144-LQFP

R4F24268NVFQV

Manufacturer Part Number
R4F24268NVFQV
Description
MCU 256K FLASH 48K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheet

Specifications of R4F24268NVFQV

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
33MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
R4F24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
H8S/2426, H8S/2426R, H8S/2424 Group
Section 7 DMA Controller (DMAC)
1
7.5.13
Relation between DMAC and External Bus Requests, Refresh Cycles*
,
2
and EXDMAC*
1
2
When the DMAC accesses external space, contention with a refresh cycle*
, EXDMAC cycle*
, or
external bus release cycle may arise. In this case, the bus controller will suspend the transfer and
1
2
insert a refresh cycle*
, EXDMAC cycle*
, or external bus release cycle, in accordance with the
external bus priority order, even if the DMAC is executing a burst transfer or block transfer. (An
external access by the DTC or CPU, which has a lower priority than the DMAC, is not executed
until the DMAC releases the external bus.)
When the DMAC transfer mode is dual address mode, the DMAC releases the external bus after
an external write cycle. The external read cycle and external write cycle are inseparable, and so the
bus cannot be released between these two cycles.
When the DMAC accesses internal space (on-chip memory or an internal I/O register), the DMAC
1
2
cycle may be executed at the same time as a refresh cycle*
, EXDMAC cycle*
, or external bus
release cycle.
Notes: 1. Not supported in the 5-V version.
2. Not supported in the H8S/2424 Group.
Page 396 of 1372
REJ09B0466-0350 Rev. 3.50
Jul 09, 2010

Related parts for R4F24268NVFQV