ST10F168SQ6 STMicroelectronics, ST10F168SQ6 Datasheet - Page 39

• Manufacturer Part Number: ST10F168SQ6
• Description: MCU 256KB FLASH 12K RAM 144-TQFP
• Manufacturer: STMicroelectronics
• Series: ST10r

Specifications of ST10F168SQ6

• Core Processor: ST10
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: CAN, EBI/EMI, SSC, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 111
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 16x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-MQFP, 144-PQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Figure 11 : Synchronous Warm Reset: Long low pulse on
Notes: 1. RSTIN rising edge to internal latch of Port0 is 3CPU
17.3 - Software Reset
A software reset sequence can be triggered at
any time by the protected SRST (software reset)
instruction. This instruction can be deliberately
executed within a program, e.g. to leave bootstrap
loader mode, or on a hardware trap that reveals
system failure.
On execution of the SRST instruction, the internal
reset sequence is started. The microcontroller
behaviour is the same as for a synchronous reset,
except that only bit P0.12...P0.8 are latched at the
end of the reset sequence, while previously
latched, bit P0.7...P0.2 are cleared.
17.4 - Watchdog Timer Reset
When the watchdog timer is not disabled during
the initialization, or serviced regularly during pro-
gram execution, it will overflow and trigger the
reset sequence.
Unlike hardware and software resets, the watch-
dog reset completes a running external bus cycle
if this bus cycle either does not use READY, or if
clock cycles (6 TCL) if the PLL is bypassed and the
prescaler is on (f
cycles (8 TCL).
2. If during the reset condition (RSTIN low), Vpp voltage
drops below the threshold voltage (about 2.5V for 5V
operation), the asynchronous reset is then immediately
entered.
3. RSTIN pin is pulled low if bit BDRSTEN (bit 5 of
SYSCON register) was previously set by soft-ware. Bit
BDRST EN is cleared after reset.
CPU Clock
RSTIN
V
RSTOUT
ALE
Port0
Internal
Reset
Signal
PP
4 TCL
CPU
200 A Discharge
= f
12 TCL
XTAL
/ 2), else it is 4 CPU clock
Internally pulled low
Reset Configuration
1024 TCL
Latching point of Port0
for system start-up configuration
3
READY is sampled active (low) after the pro-
grammed wait states. When READY is sampled
inactive (high) after the programmed wait states
the running external bus cycle is aborted. Then
the internal reset sequence is started.
Bit P0.12...P0.8 are latched at the end of the reset
sequence and bit P0.7...P0.2 are cleared.
17.5 - Reset Circuitry
Internal reset circuitry is described in Figure 13.
The
of 50K to 250K (The minimum reset time must
be calculated using the lowest value). It also pro-
vides a programmable (BDRSTEN bit of SYSCON
register) pulldown to output internal reset state
signal (synchronous reset, watchdog timer reset
or software reset).
This bidirectional reset function is useful in appli-
cations where external devices require a reset sig-
nal but cannot be connected to
This is the case of an external memory running
codes before EINIT ( end of initialization) instruc-
tion is executed.
when EINIT is executed.
The V
resistor which discharges external capacitor at a
typical rate of 200 A. If bit PWDCFG of SYSCON
register is set, an internal pullup resistor is acti-
vated at the end of the reset sequence. This pul-
lup will charge any capacitor connected on V
pin.
2
RSTIN
RSTIN
V
PP
PP
> 2.5V Asynchronous Reset not entered.
pin provides an internal weak pulldown
6 or 8 TCL
pin provides an internal pullup resistor
RSTOUT
1
pin is pulled high only
RSTOUT
ST10F168
pin.
39/74
PP