MC9S12NE64VTUE Freescale Semiconductor, MC9S12NE64VTUE Datasheet - Page 315

• Manufacturer Part Number: MC9S12NE64VTUE
• Description: IC MCU 64K FLASH EEPROM 80-TQFP
• Manufacturer: Freescale Semiconductor
• Series: HCS12r

Specifications of MC9S12NE64VTUE

• Core Processor: HCS12
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, Ethernet, I²C, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 38
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.375 V ~ 3.465 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 80-TQFP Exposed Pad, 80-eTQFP, 80-HTQFP, 80-VQFP
• Processor Series: S12N
• Core: HCS12
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: I2C, SCI, SPI
• Maximum Clock Frequency: 125 MHz
• Number Of Programmable I/os: 70
• Number Of Timers: 4
• Operating Supply Voltage: - 0.3 V to + 3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWHCS12
• Development Tools By Supplier: EVB9S12NE64E, DEMO9S12NE64E
• Minimum Operating Temperature: - 65 C
• On-chip Adc: 10 bit, 8 Channel
• Cpu Family: HCS12
• Device Core Size: 16b
• Frequency (max): 25MHz
• Total Internal Ram Size: 8KB
• # I/os (max): 70
• Number Of Timers - General Purpose: 4
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 2.625/3.465V
• Operating Supply Voltage (min): 2.357/2.375/3.135V
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 105C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 80
• Package Type: TQFP
• For Use With: EVB9S12NE64E - BOARD EVAL FOR 9S12NE64DEMO9S12NE64E - DEMO BOARD FOR 9S12NE64
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

RXACT — Receiver Active Status
RFCE — Reception Flow Control Enable
PROM — Promiscuous Mode
CONMC — Conditional Multicast
BCREJ — Broadcast Reject
Freescale Semiconductor
This is a read-only status bit that indicates activity in the EMAC receiver. RXACT is asserted when
MII_RXDV is asserted and clears when the EMAC has finished processing the receive frame after
MII_RXDV is negated.
This bit can be written anytime, but the user must not change this bit while EMACE is set.
While this bit is set, the receiver detects PAUSE frames (full-duplex mode only). Upon PAUSE frame
detection, the transmitter stops transmitting data frames for a given duration (PAUSE time in received
frame). The value of the PAUSE timer counter is updated when a valid PAUSE control frame is
received.
While this bit is clear, the receiver ignores any PAUSE frames.
This bit can be written anytime, but the user must not change this bit while EMACE is set. Changing
values while the receiver is active may affect the outcome of the receive filters.
While set, the address recognition filter is ignored and all frames are received regardless of destination
address.
While clear, the destination address is checked for incoming frames.
This bit can be written anytime, but the user must not change this bit while EMACE is set. Changing
values while the receiver is active may affect the outcome of the receive filters.
While set, the multicast hash table is used to check all multicast addresses received unless the PROM
bit is set.
While clear, all multicast address frames are accepted.
This bit can be written anytime, but the user must not change this bit while EMACE is set.
While set, all broadcast addresses are rejected unless the PROM bit is set.
While clear, all broadcast address frames are accepted.
1 = Receiver is active.
0 = Receiver is idle.
1 = Upon PAUSE frame detection, transmitter stops for a given duration.
0 = Received PAUSE control frames are ignored.
1 = All frames are received regardless of address.
0 = Destination address is checked for incoming frames.
1 = Multicast hash table is used for checking multicast addresses.
0 = Multicast address frames are accepted.
1 = All broadcast address frames are rejected.
0 = All broadcast address frames are accepted.
MC9S12NE64 Data Sheet, Rev. 1.1
Memory Map and Register Descriptions
315