PIC18F2450-I/SO Microchip Technology, PIC18F2450-I/SO Datasheet - Page 316

• Manufacturer Part Number: PIC18F2450-I/SO
• Description: IC PIC MCU FLASH 8KX16 28SOIC
• Manufacturer: Microchip Technology
• Series: PIC® 18Fr

Specifications of PIC18F2450-I/SO

• Program Memory Type: FLASH
• Program Memory Size: 16KB (8K x 16)
• Package / Case: 28-SOIC (7.5mm Width)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 48MHz
• Connectivity: UART/USART, USB
• Peripherals: Brown-out Detect/Reset, HLVD, POR, PWM, WDT
• Number Of I /o: 23
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 4.2 V ~ 5.5 V
• Data Converters: A/D 10x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC18F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 768 B
• Interface Type: EUSART/USB
• Maximum Clock Frequency: 48 MHZ
• Number Of Programmable I/os: 23
• Number Of Timers: 3
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DM163014, DV164136
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit
• Package: 28SOIC W
• Device Core: PIC
• Family Name: PIC18
• Maximum Speed: 48 MHz
• A/d Bit Size: 10 bit
• A/d Channels Available: 10
• Height: 2.31 mm
• Length: 17.87 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2 V
• Width: 7.49 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC164322 - MODULE SOCKET MPLAB PM3 28/44QFNDM163025 - PIC DEM FULL SPEED USB DEMO BRD
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

PIC18F2450/4450
Program Verification and Code Protection ....................... 208
Programming, Device Instructions ................................... 213
Pulse-Width Modulation. See PWM (CCP Module).
PUSH ............................................................................... 242
PUSH and POP Instructions .............................................. 55
PUSHL ............................................................................. 258
PWM (CCP Module)
Q
Q Clock ............................................................................ 128
R
RAM. See Data Memory.
RC_IDLE Mode .................................................................. 39
RC_RUN Mode .................................................................. 36
RCALL .............................................................................. 243
RCON Register
Reader Response ............................................................ 318
Register File Summary ................................................. 63–65
Registers
DS39760C-page 314
Associated Registers ............................................... 208
Associated Registers ............................................... 128
Duty Cycle ................................................................ 127
Example Frequencies/Resolutions .......................... 128
Period ....................................................................... 127
Setup for PWM Operation ........................................ 128
TMR2 to PR2 Match ................................................ 127
Bit Status During Initialization .................................... 48
ADCON0 (A/D Control 0) ......................................... 175
ADCON1 (A/D Control 1) ......................................... 176
ADCON2 (A/D Control 2) ......................................... 177
BAUDCON (Baud Rate Control) .............................. 156
BDnSTAT (Buffer Descriptor n Status,
BDnSTAT (Buffer Descriptor n Status,
CCP1CON (Capture/Compare/PWM
CONFIG1H (Configuration 1 High) .......................... 194
CONFIG1L (Configuration 1 Low) ............................ 193
CONFIG2H (Configuration 2 High) .......................... 196
CONFIG2L (Configuration 2 Low) ............................ 195
CONFIG3H (Configuration 3 High) .......................... 197
CONFIG4L (Configuration 4 Low) ............................ 198
CONFIG5H (Configuration 5 High) .......................... 199
CONFIG5L (Configuration 5 Low) ............................ 199
CONFIG6H (Configuration 6 High) .......................... 200
CONFIG6L (Configuration 6 Low) ............................ 200
CONFIG7H (Configuration 7 High) .......................... 201
CONFIG7L (Configuration 7 Low) ............................ 201
DEVID1 (Device ID 1) .............................................. 202
DEVID2 (Device ID 2) .............................................. 202
EECON1 (Memory Control 1) .................................... 75
HLVDCON (High/Low-Voltage Detect Control) ........ 185
INTCON (Interrupt Control) ........................................ 87
INTCON2 (Interrupt Control 2) ................................... 88
INTCON3 (Interrupt Control 3) ................................... 89
IPR1 (Peripheral Interrupt Priority 1) .......................... 94
IPR2 (Peripheral Interrupt Priority 2) .......................... 95
OSCCON (Oscillator Control) .................................... 31
PIE1 (Peripheral Interrupt Enable 1) .......................... 92
PIE2 (Peripheral Interrupt Enable 2) .......................... 93
PIR1 (Peripheral Interrupt Request (Flag) 1) ............. 90
PIR2 (Peripheral Interrupt Request (Flag) 2) ............. 91
CPU Mode) ...................................................... 139
SIE Mode) ........................................................ 140
Control) ............................................................ 123
Preliminary
RESET ............................................................................. 243
Reset State of Registers .................................................... 48
Reset Timers ..................................................................... 45
Resets ........................................................................ 41, 191
RETFIE ............................................................................ 244
RETLW ............................................................................ 244
RETURN .......................................................................... 245
Return Address Stack ........................................................ 54
Return Stack Pointer (STKPTR) ........................................ 55
Revision History ............................................................... 305
RLCF ............................................................................... 245
RLNCF ............................................................................. 246
RRCF ............................................................................... 246
RRNCF ............................................................................ 247
S
SEC_IDLE Mode ............................................................... 38
SEC_RUN Mode ................................................................ 34
SETF ................................................................................ 247
Single-Supply ICSP Programming ................................... 212
SLEEP ............................................................................. 248
Sleep
Sleep Mode ........................................................................ 37
Software Simulator (MPLAB SIM) ................................... 264
Special Event Trigger. See Compare (CCP Module).
Special Features of the CPU ........................................... 191
Special ICPORT Features ............................................... 211
Stack Full/Underflow Resets .............................................. 56
STATUS Register .............................................................. 66
SUBFSR .......................................................................... 259
SUBFWB ......................................................................... 248
SUBLW ............................................................................ 249
SUBULNK ........................................................................ 259
SUBWF ............................................................................ 249
SUBWFB ......................................................................... 250
SWAPF ............................................................................ 250
PORTE .................................................................... 109
RCON (Reset Control) ......................................... 42, 96
RCSTA (Receive Status and Control) ..................... 155
STATUS .................................................................... 66
STKPTR (Stack Pointer) ............................................ 55
T0CON (Timer0 Control) ......................................... 111
T1CON (Timer1 Control) ......................................... 115
T2CON (Timer2 Control) ......................................... 121
TXSTA (Transmit Status and Control) ..................... 154
UCFG (USB Configuration) ..................................... 132
UCON (USB Control) ............................................... 130
UEIE (USB Error Interrupt Enable) .......................... 148
UEIR (USB Error Interrupt Status) ........................... 147
UEPn (USB Endpoint n Control) .............................. 135
UIE (USB Interrupt Enable) ..................................... 146
UIR (USB Interrupt Status) ...................................... 144
USTAT (USB Status) ............................................... 134
WDTCON (Watchdog Timer Control) ...................... 204
Oscillator Start-up Timer (OST) ................................. 45
PLL Lock Time-out ..................................................... 45
Power-up Timer (PWRT) ........................................... 45
Brown-out Reset (BOR) ........................................... 191
Oscillator Start-up Timer (OST) ............................... 191
Power-on Reset (POR) ............................................ 191
Power-up Timer (PWRT) ......................................... 191
and Associated Registers .......................................... 54
OSC1 and OSC2 Pin States ...................................... 32
© 2007 Microchip Technology Inc.