PIC18F2450-I/SO Microchip Technology, PIC18F2450-I/SO Datasheet - Page 143

IC PIC MCU FLASH 8KX16 28SOIC

PIC18F2450-I/SO

Manufacturer Part Number
PIC18F2450-I/SO
Description
IC PIC MCU FLASH 8KX16 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F2450-I/SO

Program Memory Type
FLASH
Program Memory Size
16KB (8K x 16)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
48MHz
Connectivity
UART/USART, USB
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
23
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
EUSART/USB
Maximum Clock Frequency
48 MHZ
Number Of Programmable I/os
23
Number Of Timers
3
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DM163014, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
Package
28SOIC W
Device Core
PIC
Family Name
PIC18
Maximum Speed
48 MHz
A/d Bit Size
10 bit
A/d Channels Available
10
Height
2.31 mm
Length
17.87 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Width
7.49 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164322 - MODULE SOCKET MPLAB PM3 28/44QFNDM163025 - PIC DEM FULL SPEED USB DEMO BRD
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F2450-I/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
14.4.4
An endpoint is defined to have a ping-pong buffer when
it has two sets of BD entries: one set for an EVEN
transfer and one set for an ODD transfer. This allows
the CPU to process one BD while the SIE is processing
the other BD. Double-buffering BDs in this way allows
for maximum throughput to/from the USB.
The USB module supports three modes of operation:
• No ping-pong support
• Ping-pong buffer support for OUT Endpoint 0 only
• Ping-pong buffer support for all endpoints
The ping-pong buffer settings are configured using the
PPB1:PPB0 bits in the UCFG register.
The USB module keeps track of the Ping-Pong Pointer
individually for each endpoint. All pointers are initially
reset to the EVEN BD when the module is enabled.
After the completion of a transaction (UOWN cleared
FIGURE 14-7:
© 2007 Microchip Technology Inc.
Note:
Maximum Memory Used: 128 bytes
Maximum BDs: 32 (BD0 to BD31)
47Fh
4FFh
400h
No Ping-Pong Buffers
PPB1:PPB0 = 00
PING-PONG BUFFERING
Memory area not shown to scale.
Data RAM
Available
as
BUFFER DESCRIPTOR TABLE MAPPING FOR BUFFERING MODES
EP0 OUT
Descriptor
EP0 IN
Descriptor
EP1 OUT
Descriptor
EP1 IN
Descriptor
EP15 IN
Descriptor
Maximum Memory Used: 132 bytes
Maximum BDs: 33 (BD0 to BD32)
Ping-Pong Buffer on EP0 OUT
400h
483h
4FFh
PPB1:PPB0 = 01
Preliminary
Data RAM
Available
as
by the SIE), the pointer is toggled to the ODD BD. After
the completion of the next transaction, the pointer is
toggled back to the EVEN BD and so on.
The EVEN/ODD status of the last transaction is stored
in the PPBI bit of the USTAT register. The user can
reset all Ping-Pong Pointers to EVEN using the
PPBRST bit.
Figure 14-7 shows the three different modes of
operation and how USB RAM is filled with the BDs.
BDs have a fixed relationship to a particular endpoint,
depending on the buffering configuration. The mapping
of BDs to endpoints is detailed in Table 14-4. This
relationship also means that gaps may occur in the
BDT if endpoints are not enabled contiguously. This
theoretically means that the BDs for disabled endpoints
could be used as buffer space. In practice, users
should avoid using such spaces in the BDT unless a
method of validating BD addresses is implemented.
EP0 OUT EVEN
Descriptor
EP0 OUT ODD
Descriptor
EP0 IN
Descriptor
EP1 OUT
Descriptor
EP1 IN
Descriptor
EP15 IN
Descriptor
PIC18F2450/4450
Ping-Pong Buffers on All EPs
Maximum Memory Used: 256 bytes
Maximum BDs: 64 (BD0 to BD63)
4FFh
400h
PPB1:PPB0 = 10
DS39760C-page 141
EP0 OUT EVEN
Descriptor
EP0 OUT ODD
Descriptor
EP0 IN EVEN
Descriptor
EP0 IN ODD
Descriptor
EP1 OUT EVEN
Descriptor
EP1 OUT ODD
Descriptor
EP1 IN ODD
Descriptor
EP15 IN ODD
Descriptor
EP1 IN EVEN
Descriptor

Related parts for PIC18F2450-I/SO