C8051F320DK Silicon Laboratories Inc, C8051F320DK Datasheet - Page 210

• Manufacturer Part Number: C8051F320DK
• Description: DEV KIT FOR C8051F320/F321
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F320DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F320/F321
• Interface Type: USB
• Silicon Manufacturer: Silicon Labs
• Core Architecture: 8051
• Silicon Core Number: C8051F320
• Silicon Family Name: C8051F32x
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: Silicon Laboratories C8051F320, C8051F321
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1260

C8051F320/1
“14.1. Priority Crossbar Decoder” on page 128 for information on selecting and configuring external I/O
pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is
clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock
Scale bits in CKCON (see Figure 19.3).
Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal
/INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.13). Setting GATE0 to ‘1’ allows
the timer to be controlled by the external input signal /INT0 (see Section “9.3.5. Interrupt Register Descrip-
tions” on page 90), facilitating pulse width measurements.
Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial
value before the timer is enabled.
TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0.
Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The
input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see
Figure 8.13).
210
/INT0
T0
Crossbar
Pre-scaled Clock
SYSCLK
IN0PL
GATE0
XOR
Figure 19.1. T0 Mode 0 Block Diagram
TR0
X = Don't Care
0
1
1
1
TR0
0
1
M
H
T
3
M
T
3
L
GATE0
CKCON
M
H
T
2
M
X
T
2
L
0
1
1
0
1
M
T
1
M
T
0
S
C
A
1
Rev. 1.4
S
C
A
0
G
A
T
E
1
/INT0
C
T
1
/
X
X
0
1
M
T
1
1
TMOD
M
T
1
0
TCLK
G
A
T
E
0
C
T
0
/
M
T
0
1
M
T
0
0
Counter/Timer
(5 bits)
TL0
Disabled
Disabled
Enabled
Enabled
N
1
P
L
I
N
1
S
L
2
I
INT01CF
N
1
S
L
1
I
N
S
1
L
0
I
N
P
0
L
(8 bits)
I
TH0
N
S
0
L
2
I
N
S
0
L
1
I
N
S
0
L
0
I
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Interrupt