C8051F320DK Silicon Laboratories Inc, C8051F320DK Datasheet - Page 111

DEV KIT FOR C8051F320/F321

C8051F320DK

Manufacturer Part Number
C8051F320DK
Description
DEV KIT FOR C8051F320/F321
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F320DK

Contents
Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
Processor To Be Evaluated
C8051F320/F321
Interface Type
USB
Silicon Manufacturer
Silicon Labs
Core Architecture
8051
Silicon Core Number
C8051F320
Silicon Family Name
C8051F32x
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
Silicon Laboratories C8051F320, C8051F321
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1260

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F320DK
Manufacturer:
SiliconL
Quantity:
4
11.4.2. 16.4.2 PSWE Maintenance
11.4.3. System Clock
7. Reduce the number of places in code where the PSWE bit (b0 in PSCTL) is set to a '1'. There
8. Minimize the number of variable accesses while PSWE is set to a '1'. Handle pointer address
9. Disable interrupts prior to setting PSWE to a '1' and leave them disabled until after PSWE has
10. Make certain that the Flash write and erase pointer variables are not located in XRAM. See
11. Add address bounds checking to the routines that write or erase Flash memory to ensure that
12. If operating from an external crystal, be advised that crystal performance is susceptible to
13. If operating from the external oscillator, switch to the internal oscillator during Flash write or
should be exactly one routine in code that sets PSWE to a '1' to write Flash bytes and one rou-
tine in code that sets both PSWE and PSEE both to a '1' to erase Flash pages.
updates and loop maintenance outside the "PSWE = 1; ... PSWE = 0;" area. Code examples
showing this can be found in AN201, "Writing to Flash from Firmware", available from the Sili-
con Laboratories web site.
been reset to '0'. Any interrupts posted during the Flash write or erase operation will be ser-
viced in priority order after the Flash operation has been completed and interrupts have been
re-enabled by software.
your compiler documentation for instructions regarding how to explicitly locate variables in dif-
ferent memory areas.
a routine called with an illegal address does not result in modification of the Flash.
electrical interference and is sensitive to layout and to changes in temperature. If the system is
operating in an electrically noisy environment, use the internal oscillator or use an external
CMOS clock.
erase operations. The external oscillator can continue to run, and the CPU can switch back to
the external oscillator after the Flash operation has completed.
Rev. 1.4
C8051F320/1
111

Related parts for C8051F320DK