82P2282PF IDT, Integrated Device Technology Inc, 82P2282PF Datasheet - Page 60

• Manufacturer Part Number: 82P2282PF
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of 82P2282PF

• Screening Level: Industrial
• Pin Count: 100
• Mounting: Surface Mount
• Package Type: TQFP
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Not Compliant

IDT82P2282
3.14
basic-frame depth Elastic Store Buffer is used to synchronize the incom-
ing frames to the (Multiplexed) Receive Side System Clock derived from
the RSCKn/MRSCK pin, and to the (Multiplexed) Receive Side System
Frame Pulse derived from the RSFSn/MRSFS pin. A write pointer is
used to write the data to the Elastic Store Buffer, while a read pointer is
used to read the data from the Elastic Store Buffer.
the average frequency of the (Multiplexed) Receive Side System Clock
(RSCKn/MRSCK), the write pointer will be faster than the read pointer
and the Elastic Store Buffer will be filled. Until there is less than or equal
to 2 bytes between the write pointer and the read pointer, a frame will be
deleted after its prior frame is read. When the read pointer crosses the
frame boundary, a controlled slip will occur with a ‘1’ indicated in the
SLIPD bit.
average frequency of the RSCKn/MRSCK, the write pointer will be
slower than the read pointer and the Elastic Store Buffer will be empty.
Until there is less than or equal to 2 bytes between the write pointer and
the read pointer, the frame will be repeated after it is read. When the
read pointer crosses the next frame boundary, a controlled slip will occur
with a ‘0’ indicated in the SLIPD bit.
the INT pin will occur if the SLIPE bit is ‘1’.
out of synchronization, the trunk code programmed in the TRK-
CODE[7:0] bits will be set to replace the data if the TRKEN bit is set to
‘1’.
bypassed unless the device is in the Payload Loopback diagnosis mode
(refer to Chapter 3.27.2.2 Payload Loopback).
Table 34: Related Bit / Register In Chapter 3.14
Functional Description
TRKCODE[7:0]
In Receive Clock Slave mode and Receive Multiplexed mode, a 2-
When the average frequency of the incoming data is greater than
When the average frequency of the incoming data is less than the
When the slip occurs, the SLIPI bit will indicate it. An interrupt on
In Receive Clock Slave mode and Receive Multiplexed mode, if it is
In Receive Clock Master mode, the Elastic Store Buffer is
TRKEN
SLIPD
SLIPE
SLIPI
Bit
ELASTIC STORE BUFFER
ELST Interrupt Indication
ELST Configuration
ELST Trunk Code
Register
Address (Hex)
07C, 17C
07D, 17D
07E, 17E
60
3.15
received data stream.
3.15.1
of Frame 6n (n = 1,2 in SF format; 1 ≤ n ≤ 4 in ESF format; 1 ≤ n ≤ 12 in
SLC-96 format) (refer to Table 12, Table 13 and Table 15 respectively).
The signaling codewords (AB or ABCD) are clocked out on the RSIGn/
MRSIG pins. They are in the lower nibble of the channel with its corre-
sponding data serializing on the RSDn/MRSD pins (as shown in
Figure 16).
sponding channel are extracted to the A,B,C,D bits in the Extracted Sig-
naling Data/Extract Enable register. In SF format, the C,D bits in the
register are the repetition of the signaling bits A,B. The data in the
A,B,C,D bits in the Extracted Signaling Data/Extract Enable register are
the data to be output on the RSIGn/MRSIG pins. However, in T1-DM for-
mat, there is no signaling bits.
Thus, the A,B,C,D bits in the Extracted Signaling Data/Extract Enable
register are updated only if 2 consecutive received AB/ABCD codewords
of the same channel are identical.
frame synchronization or when slips occurs in the Elastic Store Buffer. It
is also performed when the FREEZE bit is set to ‘1’. The signaling freez-
ing freezes the signaling data in the A,B,C,D bits in the Extracted Signal-
ing Data/Extract Enable register as the previous valid value.
extracted signaling bits are in 4 states signaling, i.e., the signaling bits
on Framer 6 & 18 of a signaling multi-frame are recognized as ‘A’ and
the signaling bits on Framer 12 & 24 are recognized as ‘B’. Only the sig-
naling bits A & B will be saved in the Extracted Signaling Data/Extract
Enable register, and the C & D bits in the Extracted Signaling Data/
Extract Enable register are Don’t-Care. If the SIGF bit is set to ‘1’, the
extracted signaling bits are in 16 states signaling, i.e., four signaling bits
A, B, C & D are all saved in the Extracted Signaling Data/Extract Enable
register.
naling Data/Extract Enable register are changed, it is captured by the
corresponding COSI[X] bit (1 ≤ X ≤ 24). When the SIGE bit is set to ‘1’,
any one of the COSI[X] bits being ‘1’ will generate an interrupt and will
be reported by the INT pin.
of the Receive CAS/RBS Buffer. They are accessed by specifying the
address in the ADDRESS[6:0] bits. Whether the data is read from or
written into the specified indirect register is determined by the RWN bit
and the data is in the D[7:0] bits. The access status is indicated in the
BUSY bit. Refer to Chapter 4.5 Indirect Register Access Scheme for
details about the indirect registers write/read access.
DUAL T1/E1/J1 LONG HAUL / SHORT HAUL TRANSCEIVER
The Receive CAS/RBS Buffer extracts the signaling bits from the
In SF/ESF/SLC-96 format, the signaling bits are located in the Bit 8
When the EXTRACT bit is set to ‘1’, the signaling bits in its corre-
Signaling de-bounce will be executed when the DEB bit is set to ‘1’.
Signaling freezing is performed automatically when it is out of
In the ESF and SLC-96 format, if the SIGF bit is set to ‘0’, the
Each time the extracted signaling bits stored in the Extracted Sig-
The EXTRACT bit and the A,B,C,D bits are in the indirect registers
RECEIVE CAS/RBS BUFFER
T1/J1 MODE
August 20, 2009