LM96194CISQ/NOPB National Semiconductor, LM96194CISQ/NOPB Datasheet - Page 94

• Manufacturer Part Number: LM96194CISQ/NOPB
• Description: IC TRUTHERM HDWR MONITOR 48-LLP
• Manufacturer: National Semiconductor
• Series: PowerWise®, TruTherm®r

Specifications of LM96194CISQ/NOPB

• Function: Fan Control, Temp Monitor
• Topology: ADC (Sigma Delta), Comparator, Fan Control, Multiplexer, Register Bank
• Sensor Type: External & Internal
• Sensing Temperature: -40°C ~ 85°C, External Sensor
• Output Type: SMBus™
• Output Alarm: No
• Output Fan: Yes
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 48-LLP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LM96194CISQTR

www.national.com
Register
Address
Register
Address
16.14.2 Register E5h S1 GPI Mask
16.14.3 Register E6h S1 Tach Mask
E5h
E6h
Read/
Write
R/W
Read/
Write
R/W
Register
7:4
Bit
S1 GPI
0
1
2
3
Name
Mask
Bit
Register
S1 Tach
0
1
2
3
4
5
6
7
Name
Mask
TACH1_S1_MSK
TACH2_S1_MSK
TACH3_S1_MSK
TACH4_S1_MSK
GPI0_S1_MSK
GPI1_S1_MSK
GPI2_S1_MSK
GPI3_S1_MSK
GPI4_S1_MSK
GPI5_S1_MSK
GPI6_S1_MSK
GPI7_S1_MSK
GPI7_S1
Name
Name
_MSK
RES
Bit 7
Bit 7
Bit 6
GPI6_S1
_MSK
RES
Bit 6
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit 5
R/W
R/W
R/W
R/W
R/W
R
GPI5_S1
Bit 4
_MSK
Bit 5
If set, GPI0 errors are masked in S1 sleep state.
If set, GPI1 errors are masked in S1 sleep state.
If set, GPI2 errors are masked in S1 sleep state.
If set, GPI3 errors are masked in S1 sleep state.
If set, GPI4 errors are masked in S1 sleep state.
If set, GPI5 errors are masked in S1 sleep state.
If set, GPI6 errors are masked in S1 sleep state.
If set, GPI7 errors are masked in S1 sleep state.
If set, Tach1 errors are masked in S1 sleep state.
If set, Tach2 errors are masked in S1 sleep state.
If set, Tach3 errors are masked in S1 sleep state.
If set, Tach4 errors are masked in S1 sleep state.
Reserved
TACH4_S1
94
GPI4_S1
_MSK
Bit 3
_MSK
Bit 4
GPI3_S1
Description
TACH3_S1
_MSK
Description
Bit 3
_MSK
Bit 2
GPI2_S1
_MSK
Bit 2
TACH2_S1
_MSK
Bit 1
GPI1_S1
_MSK
Bit 1
TACH1_S1
_MSK
Bit 0
GPI0_S1
_MSK
Bit 0
Default
Default
Value
Value
0Fh
FFh