IS46TR16128A-15HBLA2 ISSI, IS46TR16128A-15HBLA2 Datasheet - Page 21

no-image

IS46TR16128A-15HBLA2

Manufacturer Part Number
IS46TR16128A-15HBLA2
Description
DRAM 2G, 1.5v, 1333MT/s 128Mx16 DDR3
Manufacturer
ISSI

Specifications of IS46TR16128A-15HBLA2

Rohs
yes
Data Bus Width
16 bit
Organization
128 M x 16
Package / Case
FBGA-96
Memory Size
2 Gbit
Maximum Clock Frequency
933 MHz
Access Time
13.125 ns
Supply Voltage - Max
1.575 V
Supply Voltage - Min
1.425 V
Maximum Operating Current
65 mA
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
IS43/46TR16128A, IS43/46TR16128AL,
IS43/46TR82560A, IS43/46TR82560AL
10. The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command
11. The Deselect command performs the same function as No Operation command.
12. Refer to the CKE Truth Table for more detail with CKE transition.
2.4.1. CKE Truth Table
Notes:
1. CKE (N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
2. Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge N.
3. COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
4. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
5. The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.
6. CKE must be registered with the same value on tCKEmin consecutive positive clock edges. CKE must remain at the valid input level the entire time it
7. DESELECT and NOP are defined in the Command Truth Table.
8. On Self-Refresh Exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands
9. Self-Refresh mode can only be entered from the All Banks Idle state.
10. Must be a legal command as defined in the Command Truth Table.
11. Valid commands for Power-Down Entry and Exit are NOP and DESELECT only.
12. Valid commands for Self-Refresh Exit are NOP and DESELECT only.
13. Self-Refresh cannot be entered during Read or Write operations.
14. The Power-Down does not perform any refresh operations.
15. “X” means “don’t care“ (including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.
16. VREF (Both Vref_DQ and Vref_CA) must be maintained during Self-Refresh operation.VrefDQ supply may be turned OFF and VREFDQ may take
17. If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-
18. ‘Idle state’ is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous
Integrated Silicon Solution, Inc. – www.issi.com –
Rev. 00A
11/14/2012
Bank(s) Active
Current State
Power-Down
Self-Refresh
All Bank Idle
Precharging
Refreshing
(NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a
pervious operation that is still executing, such as a burst read or write cycle.
takes to achieve the tCKEmin clocks of registeration. Thus, after any CKE transition, CKE may not transition from its valid level during the time
period of tIS + tCKEmin + tIH.
may be issued only after tXSDLL is satisfied.
any value between VSS and VDD during Self Refresh operation, provided that VrefDQ is valid and stable prior to CKE going back High and that first
Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh.
Down is entered.
operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are
satisfied (tXS, tXP, tXPDLL, etc).
Reading
Writing
2
Previous Cycle
1)
H
H
H
H
H
H
H
L
L
L
L
1
(N-
CKE
Current Cycle
H
H
L
L
L
L
L
L
L
L
L
1
(N)
RAS#, CAS#, WE#,
Command (N)
DESELECT or
DESELECT or
DESELECT or
DESELECT or
DESELECT or
DESELECT or
DESELECT or
DESELECT or
REFRESH
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
CS#
X
X
3
Precharge Power-Down Entry
Precharge Power-Down Entry
Active Power-Down Entry
Maintain Power-Down
Maintain Self-Refresh
Power-Down Entry
Power-Down Entry
Power-Down Entry
Power-Down Exit
Self-Refresh Exit
Self-Refresh
Action (N)
3
11,13,14,17
11,13,14,17
11,13,14,17
11,13,14,18
11,13,14
8,12,16
9.13.18
Notes
14,15
11,14
15,16
11
21

Related parts for IS46TR16128A-15HBLA2