RG82845M Intel, RG82845M Datasheet - Page 91

• Manufacturer Part Number: RG82845M
• Description: Chipset Memory Controller Hub Mobile
• Manufacturer: Intel

3.8.7.
3.8.8.
3.8.9.
250687-002
R
Address Offset:
Address Offset:
Offset:
BCC1 – Base Class Code Register – Device #1
Default Value:
Access:
Size:
This register contains the Base Class Code of the MCH-M device #1. This code is 06h indicating a
Bridge device. This register is read only.
MLT1 – Master Latency Timer Register – Device #1
Default Value:
Access:
Size:
This functionality is not applicable. It is described here since these bits should be implemented as a
read/write to prevent standard PCI-PCI bridge configuration software from getting “confused.”
HDR1 – Header Type Register – Device #1
Default:
Access:
Size:
This register identifies the header layout of the configuration space.
7:0
7:3
2:0
7:0
Bit
Bit
Bit
Base Class Code (BASEC): This is an 8-bit value that indicates the Base Class Code for the MCH-M
device #1. This code has the value 06h, indicating a Bridge device.
Not applicable but supports read/write operations. (Reads return previously written data.)
Reserved
This read only field always returns 01h when read. Writes have no effect.
0Bh
06h
Read Only
8 bits
0Dh
00h
Read/Write
8 bits
0Eh
01h
Read Only
8 bits
Datasheet
Intel
®
Descriptions
Description
Description
82845MP/82845MZ Chipset-Mobile (MCH-M)
91