RG82845M Intel, RG82845M Datasheet - Page 118

no-image

RG82845M

Manufacturer Part Number
RG82845M
Description
Chipset Memory Controller Hub Mobile
Manufacturer
Intel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RG82845MP
Manufacturer:
INTEL
Quantity:
3
Part Number:
RG82845MP SL66J
Manufacturer:
INTEL
Quantity:
1 440
Part Number:
RG82845MP/SL66J
Manufacturer:
inte
Quantity:
1
Part Number:
RG82845MPES
Manufacturer:
INTEL
Quantity:
8
Part Number:
RG82845MPSL66J
Manufacturer:
RFMD
Quantity:
1 831
Part Number:
RG82845MZ SL64T
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
RG82845MZ
Manufacturer:
INTEL
Quantity:
3 600
Intel
5.3.1.
118
Table 29. AGP Commands Supported by the MCH-M When Acting as an AGP Target
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
AGP PIPE# or SBA[7:0] protocol transactions to DRAM do not get snooped and are, therefore, not
coherent with the processor caches. AGP FRAME# protocol transactions to DRAM are snooped. AGP
PIPE# and SBA[7:0] accesses to and from the hub interface are not supported. AGP FRAME# access
from an AGP master to the hub interface are also not supported. Only AGP FRAME# memory writes
from the hub interface are supported.
AGP Target Operations
The MCH-M supports AGP cycles targeting main memory only. The MCH-M supports interleaved AGP
PIPE#] and AGP FRAME# transactions, or AGP SBA[7:0] and AGP FRAME# transactions.
Read
Hi-Priority Read
Reserved
Reserved
Write
Hi-Priority Write
Reserved
Reserved
Long Read
Hi-Priority Long
Read
Flush
Reserved
Fence
Reserved
Reserved
Command
AGP
C/BE[3:0]#
Encoding
1010
1100
0000
0000
0001
0000
0010
0011
0100
0100
0101
0101
0110
0111
1000
1001
1011
1101
1110
Main Memory
The Hub interface
Main Memory
The Hub interface
N/A
N/A
Main Memory
The Hub interface
Main Memory
The Hub interface
N/A
N/A
Main Memory
The Hub interface
Main Memory
The Hub interface
MCH-M
N/A
MCH-M
N/A
N/A
Cycle Destination
Datasheet
Complete with random data; does not go to the hub
Complete with random data; does not go to the hub
Cycle goes to DRAM with BE’s inactive; does not go to
Cycle goes to DRAM with BE’s inactive; does not go to
Complete with random data; does not go to the hub
Complete with random data; does not go to the hub
Low Priority Read
interface
High Priority Read
interface
No Response
No Response
Low Priority Write
the hub interface
High Priority Write
the hub interface
No Response
No Response
Low Priority Read
interface
High Priority Read
interface
Complete with QW of Random Data
No Response
No Response - Flag inserted in MCH-M request queue
No Response
No Response
MCH-M Host Bridge
Response as PCIx Target
250687-002
R

Related parts for RG82845M