RG82845M Intel, RG82845M Datasheet - Page 70

no-image

RG82845M

Manufacturer Part Number
RG82845M
Description
Chipset Memory Controller Hub Mobile
Manufacturer
Intel
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
RG82845MP
Manufacturer:
INTEL
Quantity:
3
Part Number:
RG82845MP SL66J
Manufacturer:
INTEL
Quantity:
1 440
Part Number:
RG82845MP/SL66J
Manufacturer:
inte
Quantity:
1
Part Number:
RG82845MPES
Manufacturer:
INTEL
Quantity:
8
Part Number:
RG82845MPSL66J
Manufacturer:
RFMD
Quantity:
1 831
Part Number:
RG82845MZ SL64T
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
RG82845MZ
Manufacturer:
INTEL
Quantity:
3 600
Intel
3.7.24.
70
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
Address Offset:
ESMRAMC – Extended System Mgmt RAM Control Register –
Device #0
Default Value:
Access:
Size:
The Extended SMRAM register controls the configuration of Extended SMRAM space. The Extended
SMRAM (E_SMRAM) memory provides a write-back cacheable SMRAM memory space that is above 1
MByte.
2:1
Bit
7
6
5
4
3
0
H_SMRAM_EN (H_SMRAME): Controls the SMM memory space location (i.e. above 1 MByte or
below 1 MByte) When G_SMRAME is 1 and H_SMRAME this bit is set to 1, the high SMRAM
memory space is enabled. SMRAM accesses from FEDA_0000h to FEDB_FFFFh are remapped to
DRAM address 000A0000h to 000BFFFFh.
Once D_LCK is set, this bit becomes read only.
Once D_LCK is set, this bit becomes read only.
E_SMRAM_ERR (E_SMERR): This bit is set when host accesses the defined memory ranges in
Extended SMRAM (High Memory and T-segment) while not in SMM space and with the D-OPEN bit =
0. It is software’s responsibility to clear this bit. The software must write a 1 to this bit to clear it
SMRAM_Cache (SM_CACHE): This bit is hardwired to ‘1’.
SMRAM_L1_EN (SM_L1): This bit is hardwired to ‘1’.
SMRAM_L2_EN (SM_L2): This bit is hardwired to ‘1’.
TSEG_SZ[1-0] (T_SZ): Selects the size of the TSEG memory block if enabled. This memory is
taken from the top of DRAM space (i.e. TOM - TSEG_SZ), which is no longer claimed by the memory
controller (all accesses to this space are sent to the hub interface if TSEG_EN is set). This field
decodes as follows:
TSEG_EN (T_EN): Enabling of SMRAM memory (TSEG, 128 Kbytes, 256 Kbytes, 512 Kbytes or 1
Mbytes of additional SMRAM memory) for Extended SMRAM space only. When G_SMRAME =1 and
TSEG_EN = 1, the TSEG is enabled to appear in the appropriate physical address space.
Once D_LCK is set, this bit becomes read only.
TSEG_SZ[1,0]
00
01
10
11
Description
(TOM-128K) to TOM
(TOM-256K) to TOM
(TOM-512K) to TOM
(TOM-1M) to TOM (845MP Only)
9Eh
38h
Read Only, Read/Write, Read/Write Clear, Lock
8 bits
Datasheet
Description
250687-002
R

Related parts for RG82845M