PSD4235G2V-10U STMICROELECTRONICS [STMicroelectronics], PSD4235G2V-10U Datasheet - Page 62

• Manufacturer Part Number: PSD4235G2V-10U
• Description: Flash In-System Programmable (ISP) Peripherals for 16-bit MCUs
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

PSD4256G6V
Address In Mode
For MCUs that have more than 16 address sig-
nals, the higher addresses can be connected to
Port A, B, C, D or F, and are routed as inputs to the
PLDs. The address input can be latched in the In-
put Macrocell (IMC) by Address Strobe (ALE/AS,
PD0). Any input that is included in the DPLD equa-
tions for the primary Flash memory, secondary
Flash memory or SRAM is considered to be an ad-
dress input.
Data Port Mode
Ports F and G can be used as a data bus port for
a MCU with a non-multiplexed address/data bus.
The Data Port is connected to the data bus of the
MCU. The general I/O functions are disabled in
Ports F and G if the ports are configured as a Data
Figure 28. Peripheral I/O Mode
62/100
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
RD
PSEL0
PSEL1
WR
VM REGISTER BIT 7
PSEL
DATA BUS
D0 - D7
Port. Data Port mode is automatically configured
in PSDsoft when a non-multiplexed bus MCU is
selected.
Peripheral I/O Mode
Peripheral I/O mode can be used to interface with
external 8-bit peripherals. In this mode, all of Port
F serves as a tri-state, bi-directional data buffer for
the MCU. Peripheral I/O mode is enabled by set-
ting bit 7 of the VM Register to a 1. Figure 27
shows how Port A acts as a bi-directional buffer for
the MCU data bus if Peripheral I/O mode is en-
abled. An equation for PSEL0 and/or PSEL1 must
be specified in PSDsoft. The buffer is tri-stated
when PSEL0 or PSEL1 is not active.
PA0 - PA7
AI02886