pxf4336 Infineon Technologies Corporation, pxf4336 Datasheet - Page 318

no-image

pxf4336

Manufacturer Part Number
pxf4336
Description
Abm Premium Atm Buf Fer Manager
Manufacturer
Infineon Technologies Corporation
Datasheet
Register 83 USCTFT/DSCTFT
CPU Accessibility:
Reset Value:
Offset Address:
Typical Usage:
Bit
Bit
Init(7:0)
FracRate(7:0)
Data Sheet
Note: Recommendation for changing the UTOPIA port number or scheduler rate
during operation:
Disable specific scheduler by read-modify-write operation to corresponding bit in
registers USCEN0/DSCEN0... USCEN7/DSCEN7.
Modify scheduler specific UTOPIA port number and rates via
"Scheduler Configuration Table Integer Transfer Registers" on Page
registers
Fractional Transfer Registers" on Page
Enable specific scheduler by read-modify-write operation to corresponding bit in
registers USCEN0/DSCEN0... USCEN7/DSCEN7.
15
7
Upstream/Downstream SCTF Transfer Registers
USCTI/DSCTI
14
Scheduler Block Initialization Value
This bit field must be written to 00
configuration/initialization and should not be written during normal
operation.
Fractional Rate
This value determines the fractional part of the Scheduler Block
output rate. Refer to
Scheduler Block Rates” on Page 138
FracRate
6
Read/Write
0000
USCTFT
Written and Read by CPU to maintain the SCTF tables
H
13
5
and
A6
H
FracRate(7:0)
Table 11 "Scheduler Configuration Table
12
4
Section 4.2.2.2 “Programming the
318
Init(7:0)
316, registers USCTFT/DSCTFT.
DSCTFT
11
3
H
at the time of Scheduler
for the calculation of
10
2
BE
Register Description
H
PXF 4336 V1.1
9
1
2001-12-17
Table 10
ABM-P
8
0
306,

Related parts for pxf4336