mc68hc908as60 Freescale Semiconductor, Inc, mc68hc908as60 Datasheet - Page 364

no-image

mc68hc908as60

Manufacturer Part Number
mc68hc908as60
Description
Mc68hc908as60 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AS60
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC908AS60
Manufacturer:
MHS
Quantity:
5 510
Company:
Part Number:
mc68hc908as60ACFU
Quantity:
420
Part Number:
mc68hc908as60ACFV
Manufacturer:
MOTOROLA
Quantity:
1 000
Part Number:
mc68hc908as60AVFU
Manufacturer:
MOTOROLA
Quantity:
547
Part Number:
mc68hc908as60CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc908as60CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908as60VFN
Manufacturer:
MOT
Quantity:
20 000
Byte Data Link Controller-Digital (BDLC-D)
Technical Data
NBFS — Normalization Bit Format Select Bit
TEOD — Transmit End-of-Data Bit
This bit controls the format of the normalization bit (NB)
(see
long (logic 0) for in-frame responses containing cyclical redundancy
check (CRC) and an active short (logic 1) for in-frame responses
without CRC.
This bit is set by the programmer to indicate the end of a message is
being sent by the BDLC. It will append an 8-bit CRC after completing
transmission of the current byte. This bit also is used to end an
in-frame response (IFR). If the transmit shadow register is full when
TEOD is set, the CRC byte will be transmitted after the current byte in
the Tx shift register and the byte in the Tx shadow register have been
transmitted. (See
description of the transmit shadow register.) Once TEOD is set, the
transmit data register empty flag (TDRE) in the BDLC state vector
register (BSVR) is cleared to allow lower priority interrupts to occur.
(See
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = NB that is received or transmitted is a 0 when the response part
0 = NB that is received or transmitted is a 1 when the response part
1 = Transmit end-of-data (EOD) symbol
0 = The TEOD bit will be cleared automatically at the rising edge of
Byte Data Link Controller-Digital (BDLC-D)
Figure
21.7.4 BDLC State Vector
of an in-frame response (IFR) ends with a CRC byte. NB that
is received or transmitted is a 1 when the response part of an
in-frame response (IFR) does not end with a CRC byte.
of an in-frame response (IFR) ends with a CRC byte. NB that
is received or transmitted is a 0 when the response part of an
in-frame response (IFR) does not end with a CRC byte.
the first CRC bit that is sent or if an error is detected. When
TEOD is used to end an IFR transmission, TEOD is cleared
when the BDLC receives back a valid EOD symbol or an error
condition occurs.
Go to: www.freescale.com
21-19). SAE J1850 strongly encourages using an active
21.6.3 Rx and Tx Shadow Registers
Register.)
MC68HC908AS60 — Rev. 1.0
for a

Related parts for mc68hc908as60