mc68hc908as60 Freescale Semiconductor, Inc, mc68hc908as60 Datasheet - Page 356

no-image

mc68hc908as60

Manufacturer Part Number
mc68hc908as60
Description
Mc68hc908as60 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AS60
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC908AS60
Manufacturer:
MHS
Quantity:
5 510
Company:
Part Number:
mc68hc908as60ACFU
Quantity:
420
Part Number:
mc68hc908as60ACFV
Manufacturer:
MOTOROLA
Quantity:
1 000
Part Number:
mc68hc908as60AVFU
Manufacturer:
MOTOROLA
Quantity:
547
Part Number:
mc68hc908as60CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc908as60CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908as60VFN
Manufacturer:
MOT
Quantity:
20 000
Byte Data Link Controller-Digital (BDLC-D)
21.6.5.5 Summary
Technical Data
BREAK — Break
Transmission error
Cyclical redundancy
Invalid symbol: BDLC transmits,
Framing error
Bus short to V
Bus short to GND
BDLC receives BREAK symbol
check (CRC) error
but receives invalid bits (noise)
In any case, if the bus fault is temporary, as soon as the fault is
cleared, the BDLC will resume normal operation. If the bus fault is
permanent, it may result in permanent loss of communication on the
J1850 bus. (See
If a BREAK symbol is received while the BDLC is transmitting or
receiving, an invalid symbol (in BSVR) interrupt will be generated.
Reading the BSVR (see
clear this interrupt condition. The BDLC will wait for the bus to idle,
then wait for a start-of-frame (SOF) symbol.
The BDLC cannot transmit a BREAK symbol. It only can receive a
BREAK symbol from the J1850 bus.
Freescale Semiconductor, Inc.
For More Information On This Product,
Byte Data Link Controller-Digital (BDLC-D)
Error Condition
Table 21-1. BDLC J1850 Bus Error Summary
DD
Go to: www.freescale.com
21.7.4 BDLC State Vector
21.7.4 BDLC State Vector
For invalid bits or framing symbols on non-byte
CRC error interrupt will be generated. The
The BDLC will abort transmission immediately.
Invalid symbol interrupt will be generated.
The BDLC will not transmit until the bus is idle.
Thermal overload will shut down physical
Invalid symbol interrupt will be generated. The
boundaries, invalid symbol interrupt will be
generated. BDLC stops transmission.
BDLC will wait for EOF.
Invalid symbol interrupt will be generated.
The BDLC will wait for end of frame (EOF).
Invalid symbol interrupt will be generated.
EOF interrupt also must be seen before
another transmission attempt. Depending on
length of the short, LOA flag also may be set.
interface. Fault condition is seen as invalid
symbol flag. EOF interrupt must also be seen
before another transmission attempt.
BDLC will wait for the next valid SOF.
BDLC Function
MC68HC908AS60 — Rev. 1.0
Register.)
Register) will

Related parts for mc68hc908as60