mc68hc908as60 Freescale Semiconductor, Inc, mc68hc908as60 Datasheet - Page 162

no-image

mc68hc908as60

Manufacturer Part Number
mc68hc908as60
Description
Mc68hc908as60 Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908AS60
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC908AS60
Manufacturer:
MHS
Quantity:
5 510
Company:
Part Number:
mc68hc908as60ACFU
Quantity:
420
Part Number:
mc68hc908as60ACFV
Manufacturer:
MOTOROLA
Quantity:
1 000
Part Number:
mc68hc908as60AVFU
Manufacturer:
MOTOROLA
Quantity:
547
Part Number:
mc68hc908as60CFN
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc908as60CFN
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc908as60VFN
Manufacturer:
MOT
Quantity:
20 000
Clock Generator Module (CGM)
Technical Data
These conditions apply when the PLL is in automatic bandwidth control
mode:
The PLL also can operate in manual mode (AUTO = 0). Manual mode is
used by systems that do not require an indicator of the lock condition for
proper operation. Such systems typically operate well below f
and require fast startup.
These conditions apply when in manual mode:
Freescale Semiconductor, Inc.
For More Information On This Product,
The ACQ bit (see
read-only indicator of the mode of the filter. See
Acquisition and Tracking
The ACQ bit is set when the VCO frequency is within a certain
tolerance,
a certain tolerance,
The LOCK bit is a read-only indicator of the locked state of the
PLL.
The LOCK bit is set when the VCO frequency is within a certain
tolerance,
a certain tolerance,
CPU interrupts can occur if enabled (PLLIE = 1) when the PLL’s
lock condition changes, toggling the LOCK bit. See
Control
ACQ is a writable control bit that controls the mode of the filter.
Before turning on the PLL in manual mode, the ACQ bit must be
clear.
Before entering tracking mode (ACQ = 1), software must wait a
given time, t
PLL by setting PLLON in the PLL control register (PCTL).
Software must wait a given time, t
before selecting the PLL as the clock source to CGMOUT
(BCS = 1).
The LOCK bit is disabled.
CPU interrupts from the CGM are disabled.
Clock Generator Module (CGM)
Go to: www.freescale.com
Register.
TRK
Lock
acq
(see
, and is cleared when the VCO frequency is out of
, and is cleared when the VCO frequency is out of
10.6.2 PLL Bandwidth Control
24.2 Maximum
UNT
unl
. See
. See
Modes.
24.2 Maximum
24.2 Maximum
AL
, after entering tracking mode
Ratings), after turning on the
MC68HC908AS60 — Rev. 1.0
Ratings.
Ratings.
10.4.2.2
Register) is a
10.6.1 PLL
BUSMAX

Related parts for mc68hc908as60