pnx1700 NXP Semiconductors, pnx1700 Datasheet - Page 467

• Manufacturer Part Number: pnx1700
• Description: Connected Media Processor
• Manufacturer: NXP Semiconductors

Philips Semiconductors
Volume 1 of 1
PNX17XX_SER_1
Preliminary data sheet
Figure 1:
Figure 2:
MMIO Bus
Top Level Block Diagram
DTL
Data
INITIATOR
DTL
Header
INITIATOR
FGPO Module Block Diagram
VDO Pads
32
DTL
MMIO
I/F
1.1 FGPO Overview
Figure 1
Busses within the PNX17xx Series. All external FGPO signals are registered and
routed through the Output Router module before leaving the PNX17xx Series.
Latency buffering of data and endian conversion is done in the MTL DTL Adapter. All
FGPO register access is through the MMIO DTL adapter.
Figure 2
Output Router
Clock Block
shows the top level connection of the FGPO module to the MMIO and MTL
shows the basic sections of the FGPO module.
DMA
ENGINE
32
Rev. 1 — 17 March 2006
fgpo_rec_sync
32
fgpo_buf_sync
Timestamp
FIFO
Chapter 13: FGPO: Fast General Purpose Output
32
32
Data
Output
Engine
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
PNX17xx Series
8/16/32
64
fgpo_stop
fgpo_data
MTL Bus
fgpo_start
13-2