IDT88P8341 Integrated Device Technology, IDT88P8341 Datasheet - Page 24

• Manufacturer Part Number: IDT88P8341
• Description: Spi Exchange Spi-3 To Spi-4
• Manufacturer: Integrated Device Technology

DATAPATH CONFIGURATION
is shown in Figure 12, Logical View of Datapath Configuration Using PFPs.
Two PFPs are associated with each SPI-3 port, one for ingress and one for
LID - Logical Identifier
EN - LID enable flag
BRV - Bit reversal
LP - Logical port
PFP - Packet fragment processor
SPI-3 Egress LID to LP Map
IDT88P8341 SPI EXCHANGE SPI-3 TO SPI-4
A logical view of datapath configuration using Packet Fragment Processors
SPI-3 Ingress LP to LID Map
64 LIDs
256 LPs
LP
LID
SPI-3 EGRESS DATA
SPI-3 INGRESS DATA
EN
EN
BRV
BRV
Figure 12. Logical view of datapath configuration using PFPs
[LID] = LP | EN | BRV
[LP] = LID | EN | BRV
(ONE OF FOUR: ABCD)
(ONE OF FOUR: ABCD)
(ONE OF FOUR: ABCD)
PFP AND MEMORY
(ONE OF FOUR: ABCD)
(ONE OF FOUR: ABCD)
PFP AND MEMORY
PFP AND MEMORY
(ONE OF FOUR: ABCD)
PFP AND MEMORY
PFP AND MEMORY
PFP AND MEMORY
PFP AND MEMORY
PFP AND MEMORY
24
egress. Logical ports are mapped internally into Logical Identifiers (“LIDs”, “LID
Map”) for the control of each per-LID data flow to each physical port, logical port,
memory queue size, and backpressure threshold (watermark), by program-
ming the LID register files.
[LP] = LID | PPE | EN
[LID] = LP | EN
SPI-4 EGRESS DATA
INDUSTRIAL TEMPERATURE RANGE
SPI-4 Egress LID to LP Map
SPI-4 Ingress LP to LID Map
SPI-4 INGRESS DATA
LP
LID
APRIL 10, 2006
A/B
6372 drw13
EN
EN
256 LIDs
256 LPs