MSC8101DS Motorola / Freescale Semiconductor, MSC8101DS Datasheet - Page 11

no-image

MSC8101DS

Manufacturer Part Number
MSC8101DS
Description
MSC8101 Network Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet
1.2
CLKIN
MODCK1
TC0
BNKSEL0
MODCK2
TC1
BNKSEL1
MODCK3
TC2
BNKSEL2
CLKOUT
DLLIN
Signal
Name
Clock Signals
Input
Input
Output
Output
Input
Output
Output
Input
Output
Output
Output
Input
Type
Clock In
Primary clock input to the MSC8101 PLL.
Clock Mode Input 1
Defines the operating mode of internal clock circuits.
Transfer Code 0
Supplies information that can be useful for debugging bus transactions initiated by the
MSC8101.
Bank Select 0
Selects the SDRAM bank when the MSC8101 is in PowerPC 60x-compatible bus mode.
Clock Mode Input 2
Defines the operating mode of internal clock circuits.
Transfer Code 1
Supplies information that can be useful for debugging bus transactions initiated by the
MSC8101.
Bank Select 1
Selects the SDRAM bank when the MSC8101 is in 60x-compatible bus mode.
Clock Mode Input 3
Defines the operating mode of internal clock circuits.
Transfer Code 2
Supplies information that can be useful for debugging bus transactions initiated by the
MSC8101.
Bank Select 2
Selects the SDRAM bank when the MSC8101 is in 60x-compatible bus mode.
Clock Out
The PowerPC bus clock.
DLLIN
Synchronizes with an external device.
MSC8101 Technical Data
Table 1-3. Clock Signals
Signal Description
1-5

Related parts for MSC8101DS