ST72561J9-Auto STMicroelectronics, ST72561J9-Auto Datasheet - Page 27

• Manufacturer Part Number: ST72561J9-Auto
• Description: 8-bit MCU for automotive
• Manufacturer: STMicroelectronics

Specifications of ST72561J9-Auto

• Hdflash Endurance: 100 cycles, data retention 20 years at 55 °C
• 5 Power Saving Modes: halt, auto wake up from halt, active halt, wait and slow

ST72561-Auto
Table 3.
1. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up column (wpu) is
2.
3. Input mode can be used for general purpose I/O, output mode only for CANTX.
43
44
45 30
46 31
47 32 23 PD1 / SCI1_RDI
48 33 24 PD2 / SCI1_TDO
49
50
51
52 34
53 35 25 PD3 (HS) / SCI2_SCK I/O C
54 36 26 PD4 / SCI2_RDI
55 37 27 V
56 38 28 V
57 39 29 V
58 40 30 V
59 41 31 PD5 / SCI2_TDO
60 42 32 RESET
61 43
62 44
63
64
Pin n°
merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input, else the configuration is floating
interrupt input.
OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscillator; see
Section 20.5: Clock and timing characteristics
On the chip, each I/O port has eight pads. Pads that are not bonded to external pins are in input pull-up configuration after
reset. The configuration of these pads must be kept at reset state to avoid added current consumption.
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
PE7
PF0
PF1 / AIN7
PF2 / AIN8
PF3 / AIN9
PF4
TLI
PF5
PD6 / AIN10
PD7 / AIN11
PF6
PF7
Device pin description (continued)
SSA
SS_0
DDA
DD_0
Pin name
I/O T
I/O T
I/O T
I/O T
I/O C
I/O C
I/O T
I/O T
I/O T
I/O C
I/O C
I/O C
I/O C
I/O C
I/O T
I/O T
S
S
S
I
I
for more details.
C
Level
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
Doc ID 12370 Rev 8
HS X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Input
X
X
X
X
X
X
X
X
X
X
X
X
ei3
ei3
ei3
ei3
X
(1)
Port
X
X
X
X
X
Output
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Top level interrupt input pin
Analog ground voltage
Digital ground voltage
Analog reference voltage for ADC
Digital main supply voltage
Top priority non maskable
interrupt.
function
Port D1
Port D2
Port D3
Port D4
Port D5
Port D6 ADC analog input 10
Port D7 ADC analog input 11
Port F1
Port F2
Port F3
reset)
(after
Main
Chapter 1: Description
ADC analog input 7
ADC analog input 8
LINSCI1 receive data
input
LINSCI1 transmit data
output
ADC analog input 9
LINSCI2 serial clock
output
LINSCI2 receive data
input
LINSCI2 transmit data
output
Alternate function
Port E7
Port F0
Port F4
Port F5
Port F6
Port F7
Description
and
27/324