DS21552L+ Maxim Integrated Products, DS21552L+ Datasheet - Page 41

• Manufacturer Part Number: DS21552L+
• Description: IC TXRX T1 1-CHIP 5V 100-LQFP
• Manufacturer: Maxim Integrated Products

Specifications of DS21552L+

• Function: Single-Chip Transceiver
• Interface: E1, HDLC, J1, T1
• Number Of Circuits: 1
• Voltage - Supply: 4.75 V ~ 5.25 V
• Current - Supply: 75mA
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Package / Case: 100-LQFP
• Includes: DSX-1 and CSU Line Build-Out Generator, HDLC Controller, In-Band Loop Code Generator and Detector
• Product: Framer
• Number Of Transceivers: 1
• Data Rate: 64 Kbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 75 mA (Typ)
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Ic Interface Type: Parallel, Serial
• Supply Voltage Range: 4.75V To 5.25V
• Operating Temperature Range: 0°C To +70°C
• Digital Ic Case Style: LQFP
• No. Of Pins: 100
• Filter Terminals: SMD
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power (watts): -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)
SYMBOL
(MSB)
RCM4
RCM3
RCM2
RCM1
RCM0
RJC
RESA
TESA
RJC
RESA
POSITION
CCR6.7
CCR6.6
CCR6.5
CCR6.4
CCR6.3
CCR6.2
CCR6.1
CCR6.0
TESA
NAME AND DESCRIPTION
Receive Japanese CRC6 Enable.
0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)
1 = use Japanese standard JT–G704 CRC6 calculation
Receive Elastic Store Align. Setting this bit from a zero to a one will force the receive
elastic store’s write/read pointers to a minimum separation of half a frame. No action
will be taken if the pointer separation is already greater or equal to half a frame. If
pointer separation is less than half a frame, the command will be executed and the data
will be disrupted. Should be toggled after RSYSCLK has been applied and is stable.
Must be cleared and set again for a subsequent align. See section 14.3 for details.
Transmit Elastic Store Align. Setting this bit from a zero to a one will force the
transmit elastic store’s write/read pointers to a minimum separation of half a frame. No
action will be taken if the pointer separation is already greater or equal to half a frame.
If pointer separation is less than half a frame, the command will be executed and the
data will be disrupted. Should be toggled after TSYSCLK has been applied and is
stable. Must be cleared and set again for a subsequent align. See section 14.3 for details.
Receive Channel Monitor Bit 4. MSB of a channel decode that determines which
receive channel data will appear in the RDS0M register. See Section 9 for details.
Receive Channel Monitor Bit 3.
Receive Channel Monitor Bit 2.
Receive Channel Monitor Bit 1.
Receive Channel Monitor Bit 0. LSB of the channel decode.
RCM4
41 of 137
RCM3
RCM2
RCM1
RCM0
(LSB)