WG82577LM S LGWR Intel, WG82577LM S LGWR Datasheet - Page 139
WG82577LM S LGWR
Manufacturer Part Number
WG82577LM S LGWR
Description
Manufacturer
Intel
Datasheet
1.WG82577LM_S_LGWR.pdf
(195 pages)
Specifications of WG82577LM S LGWR
Lead Free Status / Rohs Status
Supplier Unconfirmed
- Current page: 139 of 195
- Download datasheet (2Mb)
Intel
10.2.1.1.14 PCIE Analog Configuration - PCIEANACFG (0x00F18; RW)
10.2.1.1.15 Packet Buffer Allocation - PBA (0x01000; RW)
Note:
Note:
Note:
Note:
10.2.1.1.16 Packet Buffer Size - PBS (0x01008; RW)
®
5 Series Express Chipset MAC Programming Interface—82577 GbE PHY
This register sets the on-chip receive and transmit storage allocation ratio.
Programming this register does not automatically re-load or initialize internal packet-
buffer RAM pointers. Software must reset both transmit and receive operation (using
the global device reset CTRL.SWRST bit) after changing this register in order for it to
take effect. The PBA register itself is not reset by assertion of the software reset, but is
only reset upon initial hardware power on.
If early receive functionality is not enabled (indicate field/register), the receive packet
buffer should be larger than the maximum expected received packet + 32 bytes.
For best performance, the transmit buffer allocation should be set to accept two full-
sized packets.
Transmit packet buffer size should be configured to be more than 4 KB.
0
6:1
31:7
4:0
15:5
20:16
31:21
5:0
31:6
Bit
Bit
Bit
RW
RO
RO
RO
RO
RO
RW
RW
Type
Type
Type
0b
0x20
0x0
0x
0x
X
X
0x0
0x0
Reset
Reset
Reset
Invert Polarity. Indicates to the GP unit to invert bit polarity (only
receiver). this bit is set from the NVM.
Command Mode Voltage Select.
Reserved. Read as 0b ignore on write.
Receive packet buffer allocation (RXA). Defines the size of the Rx buffer in
K byte units. Default is KB.
Reserved.
Transmit Packet Buffer Allocation (TXA). Defines the size of the Tx buffer in
KB units. This field is read only and equals to the Packet Buffer Size (PBS)
minus RXA (the default value of the PBS is KB).
Reserved.
Packet Buffer Size (PBS). Defines the total packet buffer size both for
transmit and receive in 1 KB granularity. Software should keep this
register at a value of decimal (equals KB).
Reserved. Read as zero.
Description
Description
Description
132
Related parts for WG82577LM S LGWR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet: