PI7C7300DNAE Pericom Semiconductor, PI7C7300DNAE Datasheet - Page 40

• Manufacturer Part Number: PI7C7300DNAE
• Description: IC PCI-PCI BRIDGE 3PORT 272-BGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C7300DNAE

• Applications: *
• Interface: *
• Voltage - Supply: *
• Package / Case: 272-PBGA
• Mounting Type: Surface Mount
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3 V to 3.6 V
• Supply Current (max): 660 mA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

4.9.3.3
Pericom Semiconductor
Table 4-9 RESPONSE TO DELAYED READ TARGET TERMINATION
Note that when a target retry or target disconnect is returned and posted write data
associated with that transaction remains in the write buffers, PI7C7300D initiates another
write transaction to attempt to deliver the rest of the write data. If there is a target retry,
the exact same address will be driven as for the initial write trans-action attempt. If a
target disconnect is received, the address that is driven on a subsequent write transaction
attempt will be updated to reflect the address of the current DWORD. If the initial write
transaction is Memory-Write-and-Invalidate transaction, and a partial delivery of write
data to the target is performed before a target disconnect is received, PI7C7300D will use
the memory write command to deliver the rest of the write data. It is because an
incomplete cache line will be transferred in the subsequent write transaction attempt.
After the PI7C7300D makes 2
all posted write data associated with that transaction, PI7C7300D asserts P_SERR# if the
primary SERR# enable bit is set (bit 8 of command register for secondary bus S1 or S2)
and posted-write-non-delivery bit is not set. The posted-write-non-delivery bit is the bit 2
of P_SERR# event disable register (offset 64h). PI7C7300D will report system error. See
Section 7.4 for a discussion of system error conditions.
DELAYED READ TARGET TERMINATION RESPONSE
When PI7C7300D initiates a delayed read transaction, the abnormal target responses can
be passed back to the initiator. Other target responses depend on how much data the
initiator requests. Table 4-9 shows the response to each type of target termination that
occurs during a delayed read transaction.
PI7C7300D repeats a delayed read transaction until one of the following conditions is
met:
After PI7C7300D makes 2
the target bus, PI7C7300D asserts P_SERR# if the primary SERR# enable bit is set (bit 8
of command register for secondary bus S1 or S2) and the delayed-write-non-delivery bit
is not set. The delayed-write-non-delivery bit is bit 5 of P_SERR# event disable register
Target Termination
Target Abort
Target Termination
Normal
Target Retry
Target Disconnect
Target Abort
PI7C7300D completes at least one data transfer.
PI7C7300D receives a master abort.
PI7C7300D receives a target abort.
PI7C7300D makes 2
Repsonse
Set received-target-abort bit in the target interface status register. Assert
P_SERR# if enabled, and set the signaled-system-error bit in primary status
register.
Response
If prefetchable, target disconnect only if initiator requests more data than read
from target. If non-prefetchable, target disconnect on first data phase.
Re-initiate read transaction to target
If initiator requests more data than read from target, return target disconnect to
initiator.
Return target abort to initiator. Set received target abort bit in the target
interface status register. Set signaled target abort bit in the initiator interface
status register.
24
24
(default) read attempts resulting in a response of target retry.
(default) attempts of the same delayed read transaction on
Page 40 of 107
24
(default) write transaction attempts and fails to deliver
3-PORT PCI-TO-PCI BRIDGE
November 2005 - Revision 1.01
PI7C7300D