AD9929BBCZ Analog Devices Inc, AD9929BBCZ Datasheet - Page 31

• Manufacturer Part Number: AD9929BBCZ
• Description: IC CCD SIGNAL PROCESSOR 64-BGA
• Manufacturer: Analog Devices Inc
• Type: CCD Signal Processor, 12-Bitr

Specifications of AD9929BBCZ

• Input Type: Logic
• Output Type: Logic
• Interface: 3-Wire Serial
• Mounting Type: Surface Mount
• Package / Case: 64-CSPBGA
• Analog Front End Type: CCD
• Analog Front End Category: Video
• Interface Type: Serial (3-Wire)
• Input Voltage Range: 0.5V
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (typ): 3V
• Operating Supply Voltage (max): 3.6V
• Resolution: 12b
• Number Of Adc's: 1
• Power Supply Type: Analog/Digital
• Operating Temp Range: -20C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 64
• Package Type: CSPBGA
• Number Of Channels: 1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Current - Supply: -
• Lead Free Status / RoHS Status: Compliant, Lead free / RoHS Compliant

H1 AND H2 BLANKING
The AD9929 provides three options for controlling the period
where H1 and H2 pulses get blanked. These options are normal
H blanking, selective positioning for 2 H1 and H2 outputs, and
extended blanking. In all cases, HBLKMASK is used to set the
polarity of H1 during the blanking period. Table 21 describes
the registers used to control H blanking.
Normal H-Blanking
For normal H-blanking operation, HPULSECNT = 0 and
BLKMASK = 0 or 1. The HBLKPOS register isn’t used in this
mode. Figure 27 shows one example where HBLKMASK = 0
and H1 and H2 are blanked while HD is low.
Table 21. H1 Blanking Registers
Register
Name
HBLKMASK
HPULSECNT
HBLKEXT
H1BLKRETIME
HBLKHPOS
1
2
H2 is always the opposite polarity of H1.
The HBLKEXT extend control extends the blanking period by the number of counts set in the BLLEN register for the 9-bit BL counter.
(INTERNAL)
HBLK
RG
HD
H1
H2
NOTES
1. THE RISING EDGE OF HBLK IS ALWAYS THE SAME AS HDRISE
Bit
Width
1
1
1
1
10
Register Type
Control (0x01)
Control (0x0A)
Control (0x0A)
Control (0x03)
Sys_Reg(11)
Figure 27. Normal H-Blanking Operation HBLKMASK = 0, HPULSECNT = 0, HBLKHPOS = XXX
Description
Masking Polarity for H1 during Blanking Period
(0 = Low, 1 = High)
H Pulse Control during Blanking Period
(0 = No Output during Blanking,1 = Output during Blanking ) H Pulse Blanking Extends
Control
(0 = Extended Blanking Disabled, 1 = Extended Blanking Enabled)
Retimes the H1 HBLK to Internal Clock
(0 = Retiming Disabled, 1 = Retiming Enabled)
H1 Pulse ON Position during Blanking Period
2
Rev. A | Page 31 of 64
Selective Positioning for Two H1 and H2 Outputs
For selective positioning operation, HPULSECNT = 1 and
HBLKMASK = 0 or 1. In this mode, two H1 pulses are output
during the blanking period. The location of these two pulse is
set using the HBLKPOS register, as shown in Figure 28.
Extended Blanking
Extended blanking is enabled by setting HBLKEXT = 1. The
HBLKEXT register uses the 9-bit BL counter to suspend
operation of the HD and HL counters. This delays the blanking
period by the length set in the BLLEN register, as shown in
Figure 29.
1
1
HDRISE
AD9929