ST92T163R4T1 STMicroelectronics, ST92T163R4T1 Datasheet - Page 107

Microcontrollers (MCU) OTP EPROM 20K USB/I2

ST92T163R4T1

Manufacturer Part Number
ST92T163R4T1
Description
Microcontrollers (MCU) OTP EPROM 20K USB/I2
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST92T163R4T1

Data Bus Width
8 bit, 16 bit
Program Memory Type
EPROM
Program Memory Size
20 KB
Data Ram Size
2 KB
Interface Type
I2C, SCI, USB
Maximum Clock Frequency
24 MHz
Number Of Programmable I/os
64
Number Of Timers
2
Operating Supply Voltage
4 V to 5.5 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
TQFP-64
Minimum Operating Temperature
0 C
On-chip Adc
8 bit
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92T163R4T1
Manufacturer:
ST
0
Part Number:
ST92T163R4T1E
Manufacturer:
ST
0
Part Number:
ST92T163R4T1E-HAG1
Manufacturer:
ST
0
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
444
Part Number:
ST92T163R4T1L
Manufacturer:
ST
0
Part Number:
ST92T163R4T1L
Manufacturer:
ST
Quantity:
20 000
TIMER/WATCHDOG (Cont’d)
8.1.3.3 Preventing Watchdog System Reset
In order to prevent a system reset, the sequence
AAh, 55h must be written to WDTLR (Watchdog
Timer Low Register). Once 55h has been written,
the Timer reloads the constant and counting re-
starts from the preset value.
To reload the counter, the two writing operations
must be performed sequentially without inserting
other instructions that modify the value of the
WDTLR register between the writing operations.
The maximum allowed time between two reloads
of the counter depends on the Watchdog timeout
period.
Figure 62. Watchdog Timer Mode
COUNT
VALUE
WRITEWDTRH,WDTRL
COUNT RELOAD
PRODUCE
WRITE AAh,55h
INTOWDTRL
WD EN=0
G
TIMER START COUNTING
8.1.3.4 Non-Stop Operation
In Watchdog Mode, a Halt instruction is regarded
as illegal. Execution of the Halt instruction stops
further execution by the CPU and interrupt ac-
knowledgment, but does not stop INTCLK, CPU-
CLK or the Watchdog Timer, which will cause a
System Reset when the End of Count condition is
reached. Furthermore, ST_SP, S_C and the Input
Mode selection bits are ignored. Hence, regard-
less of their status, the counter always runs in
Continuous Mode, driven by the internal clock.
The Output mode should not be enabled, since in
this context it is meaningless.
ST92163 - TIMER/WATCHDOG (WDT)
(E.G. INFINITELOOP)
ORPERIPHERALFAIL
SOFTWAREFAIL
VA00220
RESET
107/224

Related parts for ST92T163R4T1