PIC18F4431-I/P Microchip Technology Inc., PIC18F4431-I/P Datasheet - Page 39

• Manufacturer Part Number: PIC18F4431-I/P
• Description: Microcontroller; 16 KB Flash; 768 RAM; 256 EEPROM; 36 I/O; 40-Pin-PDIP
• Manufacturer: Microchip Technology Inc.

Specifications of PIC18F4431-I/P

• A/d Inputs: 9-Channel, 10-Bit
• Cpu Speed: 10 MIPS
• Eeprom Memory: 256 Bytes
• Input Output: 36
• Interface: I2C/SPI/USART
• Memory Type: Flash
• Number Of Bits: 8
• Package Type: 40-pin PDIP
• Programmable Memory: 16K Bytes
• Ram Size: 768 Bytes
• Speed: 40 MHz
• Timers: 1-8-bit, 3-16-bit
• Voltage, Range: 2-5.5 V
• Lead Free Status / Rohs Status: RoHS Compliant part Electrostatic Device

3.3.3
In RC_IDLE mode, the CPU is disabled, but the periph-
erals continue to be clocked from the internal oscillator
block using the INTOSC multiplexer. This mode allows
for controllable power conservation during Idle periods.
This mode is entered by setting the IDLEN bit, setting
SCS1 (SCS0 is ignored), and executing a SLEEP
instruction. The INTOSC multiplexer may be used to
select a higher clock frequency by modifying the IRCF
bits before executing the SLEEP instruction. When the
clock source is switched to the INTOSC multiplexer
(see Figure 3-7), the primary oscillator is shut down,
and the OSTS bit is cleared.
If the IRCF bits are set to a non-zero value (thus
enabling the INTOSC output), the IOFS bit becomes
set after the INTOSC output becomes stable, in about
1 ms. Clocks to the peripherals continue while the
INTOSC source stabilizes. If the IRCF bits were previ-
ously at a non-zero value before the SLEEP instruction
FIGURE 3-7:
FIGURE 3-8:
 2003 Microchip Technology Inc.
INTRC
OSC1
CPU
Clock
Peripheral
Clock
Program
Counter
Multiplexer
CPU Clock
Peripheral
Note 1: T
PLL Clock
Program
INTOSC
Counter
Output
OSC1
Clock
Q1
RC_IDLE MODE
Q2
Wake from Interrupt Event
PC
OST
Q3
= 1024 T
Q4
PC
Q4
TIMING TRANSITION TO RC_IDLE MODE
TIMING TRANSITION FOR WAKE FROM RC_RUN MODE (RC_RUN TO PRI_RUN)
Q1
OSC
1
Q1
T
; T
OST
PLL
2
(1)
Q2
= 2 ms (approx). These intervals are not shown to scale.
PC + 2
3
OSTS bit Set
Clock Transition
T
Q3
PLL
PIC18F2331/2431/4331/4431
4
(1)
Preliminary
5
Q4
PC + 2
6
Q1
1
2
7
was executed, and the INTOSC source was already
stable, the IOFS bit will remain set. If the IRCF bits are
all clear, the INTOSC output is not enabled and the
IOFS bit will remain clear; there will be no indication of
the current clock source.
When a wake event occurs, the peripherals continue to
be clocked from the INTOSC multiplexer. After a 10 s
delay following the wake event, the CPU begins exe-
cuting code, being clocked by the INTOSC multiplexer.
The microcontroller operates in RC_RUN mode until
the primary clock becomes ready. When the primary
clock becomes ready, a clock switch back to the pri-
mary clock occurs (see Figure 3-8). When the clock
switch is complete, the IOFS bit is cleared, the OSTS
bit is set, and the primary clock is providing the system
clock. The IDLEN and SCS bits are not affected by the
wake-up. The INTRC source will continue to run if
either the WDT or the Fail-Safe Clock Monitor is
enabled.
Clock Transition
3
8
4
5
PC + 4
6
7
8
Q2
Q3 Q4
DS39616B-page 37
Q1
PC + 6
Q2
Q3