PIC18F4431-I/P Microchip Technology Inc., PIC18F4431-I/P Datasheet - Page 163

no-image

PIC18F4431-I/P

Manufacturer Part Number
PIC18F4431-I/P
Description
Microcontroller; 16 KB Flash; 768 RAM; 256 EEPROM; 36 I/O; 40-Pin-PDIP
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC18F4431-I/P

A/d Inputs
9-Channel, 10-Bit
Cpu Speed
10 MIPS
Eeprom Memory
256 Bytes
Input Output
36
Interface
I2C/SPI/USART
Memory Type
Flash
Number Of Bits
8
Package Type
40-pin PDIP
Programmable Memory
16K Bytes
Ram Size
768 Bytes
Speed
40 MHz
Timers
1-8-bit, 3-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part Electrostatic Device

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F4431-I/P
Manufacturer:
ABB
Quantity:
240
Part Number:
PIC18F4431-I/P
Manufacturer:
MICROCHIP
Quantity:
769
Part Number:
PIC18F4431-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC18F4431-I/PT
Manufacturer:
MICROCHIP
Quantity:
1 400
Part Number:
PIC18F4431-I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC18F4431-I/PT
Manufacturer:
MICROCHI
Quantity:
20 000
16.1
The Input Capture (IC) submodule implements the
following features:
• Three channels of independent input capture
• Edge-trigger, period or pulse width measurement
• Programmable prescaler on every input capture
• Special event trigger output (IC1 only)
• Selectable noise filters on each capture input
FIGURE 16-2:
 2003 Microchip Technology Inc.
(16-bits/channel) on the CAP1, CAP2 and CAP3
pins
operating modes for each channel
channel
Note 1: CAP1BUF register is reconfigured as VELR register when QEI mode is active.
velcap
CAP1 Pin
(2)
Input Capture
2: QEI generated velocity pulses, vel_out, are downsampled to produce this velocity capture signal.
FLTCK<2:0>
VELM
Noise
Filter
1
0
MUX
3
INPUT CAPTURE BLOCK DIAGRAM FOR IC1
Prescaler
CAP1M<3:0>
1, 4, 16
Q Clocks
Clock/
Reset/
Interrupt
Decode
Logic
4
Select
Mode
and
Q clocks
CAP1M<3:0>
PIC18F2331/2431/4331/4431
Preliminary
First Event
Reset
CAP1BUF_clk
Input channel (IC1) includes a special event trigger
that can be configured for use in Velocity Measure-
ment mode. Its block diagram is shown in Figure 16-2.
IC2 and IC3 are similar, but lack the special event trig-
ger features or additional velocity-measurement logic.
A
Figure 16-3. Please note that the time base is Timer5.
Special
Event
Reset
IC1_TR
IC1IF
representative
Timer5 Logic
block
CAP1BUF/VELR
diagram
TMR5
Timer
Reset
Control
DS39616B-page 161
Reset
Control
(1)
Timer5 Reset
is
Clock
shown
Reset
in

Related parts for PIC18F4431-I/P