ADE7166ASTZF8 Analog Devices Inc, ADE7166ASTZF8 Datasheet - Page 110

IC ENERGY METER 1PHASE 64LQFP

ADE7166ASTZF8

Manufacturer Part Number
ADE7166ASTZF8
Description
IC ENERGY METER 1PHASE 64LQFP
Manufacturer
Analog Devices Inc
Datasheets

Specifications of ADE7166ASTZF8

Applications
Energy Measurement
Core Processor
8052
Program Memory Type
FLASH (8 kB)
Controller Series
ADE71xx
Ram Size
512 x 8
Interface
I²C, SPI, UART
Number Of I /o
20
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Ic Function
Single Phase Energy Measurement IC
Supply Voltage Range
3.13V To 3.46V, 2.4V To 3.7V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
LQFP
No. Of Pins
64
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADE7166ASTZF8
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADE7166ASTZF8-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADE7566/ADE7569/ADE7166/ADE7169
Table 104. Timer/Counter 0 and Timer/Counter 1 Control SFR (TCON, 0x88)
Bit
7
6
5
4
3
2
1
0
1
Table 105. Timer/Counter 2 Control SFR (T2CON, 0xC8)
Bit
7
6
5
4
3
2
1
0
These bits are not used to control Timer/Counter 0 and Timer/Counter 1 but are instead used to control and monitor the external INT0 and INT1 interrupt pins.
Address
0x8F
0x8E
0x8D
0x8C
0x8B
0x8A
0x89
0x88
Address
0xCF
0xCE
0xCD
0xCC
0xCB
0xCA
0xC9
0xC8
Mnemonic
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
Mnemonic
TF2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2
CAP2
1
1
1
1
Default
0
0
0
0
0
0
0
0
Default
0
0
0
0
0
0
0
0
Description
Timer 1 Overflow Flag. Set by hardware on a Timer/Counter 1 overflow. Cleared by hardware
when the program counter (PC) vectors to the interrupt service routine.
Timer 1 Run Control Bit. Set by the user to turn on Timer/Counter 1. Cleared by the user to turn
off Timer/Counter 1.
Timer 0 Overflow Flag. Set by hardware on a Timer/Counter 0 overflow. Cleared by hardware
when the PC vectors to the interrupt service routine.
Timer 0 Run Control Bit. Set by the user to turn on Timer/Counter 0. Cleared by the user to turn
off Timer/Counter 0.
External Interrupt 1 (INT1) Flag. Set by hardware by a falling edge or by a zero level applied
to the external interrupt pin, INT1, depending on the state of Bit IT1. Cleared by hardware when
the PC vectors to the interrupt service routine only if the interrupt was transition activated.
If level activated, the external requesting source controls the request flag rather than the
on-chip hardware.
External Interrupt 1 (IE1) Trigger Type. Set by software to specify edge sensitive detection, that is, 1-
to-0 transition. Cleared by software to specify level sensitive detection, that is, zero level.
External Interrupt 0 (INT0) Flag. Set by hardware by a falling edge or by a zero level being applied
to the external interrupt pin, INT0, depending on the state of Bit IT0. Cleared by hardware when
the PC vectors to the interrupt service routine only if the interrupt was transition activated. If
level activated, the external requesting source controls the request flag rather than the on-chip
hardware.
External Interrupt 0 (IE0) Trigger Type. Set by software to specify edge sensitive detection, that is, 1-to-
0 transition. Cleared by software to specify level sensitive detection, that is, zero level.
Description
Timer 2 Overflow Flag. Set by hardware on a Timer 2 overflow. TF2 cannot be set when either
RCLK = 1 or TCLK = 1. Cleared by user software.
Timer 2 External Flag. Set by hardware when either a capture or reload is caused by a negative
transition on T2EX pin and EXEN2 = 1. Cleared by user software.
Receive Clock Enable Bit. Set by the user to enable the serial port to use Timer 2 overflow pulses
for its receive clock in Serial Port Mode 1 and Serial Port Mode 3. Cleared by the user to enable
Timer 1 overflow to be used for the receive clock.
Transmit Clock Enable Bit. Set by the user to enable the serial port to use Timer 2 overflow pulses
for its transmit clock in Serial Port Mode 1 and Serial Port Mode 3. Cleared by the user to enable
Timer 1 overflow to be used for the transmit clock.
Timer 2 External Enable Flag. Set by the user to enable a capture or reload to occur as a result of a
negative transition on T2EX if Timer 2 is not being used to clock the serial port. Cleared by the
user for Timer 2 to ignore events at T2EX.
Timer 2 Start/Stop Control Bit. Set by the user to start Timer 2. Cleared by the user to stop Timer 2.
Timer 2 Timer or Counter Function Select Bit. Set by the user to select the counter function (input
from external T2 pin). Cleared by the user to select the timer function (input from on-chip core
clock).
Timer 2 Capture/Reload Select Bit. Set by the user to enable captures on negative transitions at
T2EX if EXEN2 = 1. Cleared by the user to enable autoreloads with Timer 2 overflows or negative
transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the
timer is forced to autoreload on Timer 2 overflow.
Rev. A | Page 110 of 144

Related parts for ADE7166ASTZF8