EP2AGX95EF29C4N Altera, EP2AGX95EF29C4N Datasheet - Page 522

no-image

EP2AGX95EF29C4N

Manufacturer Part Number
EP2AGX95EF29C4N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr

Specifications of EP2AGX95EF29C4N

Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2AGX95EF29C4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA
0
Part Number:
EP2AGX95EF29C4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–32
Arria II Device Handbook Volume 2: Transceivers
1
This configuration uses two FPGA clock resources (global, regional, or both), one for
the tx_clkout[0] signal and one for the tx_clkout[2] signal.
Example 2 assumes channels 0 and 1, driven by CMU0 PLL in a transceiver block, are
identical. Also, channels 2 and 3, driven by CMU1 PLL in the same transceiver block,
are identical. In this case, the Quartus II software automatically drives the write
port of the transmitter phase compensation FIFO in channels 0 and 1 with the
tx_clkout[0] signal. It also drives the write port of the transmitter phase
compensation FIFO in channels 2 and 3 with the tx_clkout[2] signal. Use the
tx_clkout[0] signal to clock the transmitter data and control logic for channels 0
and 1 in the FPGA fabric. Use the tx_clkout[2] signal to clock the transmitter
data and control logic for channels 2 and 3 in the FPGA fabric.
Example 2: Two Groups of Two Identical Channels in a Transceiver Block
Chapter 2: Transceiver Clocking in Arria II Devices
FPGA Fabric-Transceiver Interface Clocking
December 2010 Altera Corporation

Related parts for EP2AGX95EF29C4N