ZPSD511B1C15J STMicroelectronics, ZPSD511B1C15J Datasheet - Page 111

• Manufacturer Part Number: ZPSD511B1C15J
• Manufacturer: STMicroelectronics

Specifications of ZPSD511B1C15J

• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Supplier Unconfirmed

System
Configuration
(Cont.)
108
PSD5XX Family
Table 34. Registers Reset Values
Table 35. I/O Pin Status During Reset and Standby Mode
12.1 Reset Input
The reset input to the PSD5XX (RESET) is an active low signal which resets some of
the internal devices and configuration registers. The Timing Diagram in the AC/DC
characterization section shows the reset signal timing requirement. The active low range has
a minimum T1 duration. After the rising edge of RESET, the PSD5XX remains in
reset during T2 range. (See Figure 59). The PSD5XX must be reset at power up before it
can be used.
12.2 ZPLD and Memory During Reset
While the Reset Input is active, the ZPLD generates outputs as defined in the PSDabel
equations. The EPROM and SRAM blocks respond to the microcontroller bus cycle during
reset, but the data is not guaranteed.
12.3 Register Values During and After Reset
Table 34 summarizes the status of the volatile register values during and after reset. The
default values of the volatile registers are “0” after reset.
12.4 ZPLD Macrocell Initialization
The D flip flops in the macrocells in the GPLD can be cleared by:
The Timer and Interrupt Controller macrocells in the PPLD are always cleared by the
Reset input.
Control
Data Out (data or address)
Direction
Open Drain
Page Register
PMMR0, PMMR1
VM
DLCY
CMD0 – CMD3
Status Flags
Global Command
IMG0 – IMG3,
CNTR0 – CNTR3
Interrupt
A product term (.RE) defined by the user, in PSDabel or
The MACRO-RST (Reset) input, enabled and defined in PSDabel.
Register Name
Port I/O
ZPLD Output
Address Out
Data Port
Special Function Out
Peripheral I/O
Port Configuration
Port A, B, C, D, E
Port A, B, C, D, E
Port A, B, C, D, E
Port C, D
Page Logic
Power Management Unit
Volatile Memory
Timer
Timer
Timer
Timer
Timer
Interrupt Controller
Device
Input
Active
Tri-stated
Tri-stated
Tri-stated
Tri-stated
Reset
Unchanged
Depend on Inputs to the ZPLD
Not Defined
Tri-stated
Depending on Status of
Clock Input to the Counter/Timer
Tri-state
Set to “0” (Address Out Mode)
Set to “0” – Input Mode
Set to “0” – CMOS Outputs
Set to “0”
Set to “0”
Set to “0”
Set to “0”, Clear
Set to “0”, Clear
Set to “0”, Clear
Undefined
Set to “0”
Set to “0”
Set to “0”, Disabled
Standby Mode
Reset State