ISP1507B1HNTM STEricsson, ISP1507B1HNTM Datasheet - Page 52

• Manufacturer Part Number: ISP1507B1HNTM
• Manufacturer: STEricsson

Specifications of ISP1507B1HNTM

• Lead Free Status / RoHS Status: Compliant

Table 29.
Table 30.
CD00269905
Product data sheet
Bit
Symbol
Reset
Access
Bit
7
6
5
4
3
2
1
0
Symbol
USE_EXT_VBUS_
IND
DRV_VBUS_EXT
-
CHRG_VBUS
DISCHRG_VBUS
DM_PULLDOWN
DP_PULLDOWN
ID_PULLUP
OTG_CTRL - OTG Control register (address R = 0Ah to 0Ch, W = 0Ah, S = 0Bh, C = 0Ch) bit allocation
OTG_CTRL - OTG Control register (address R = 0Ah to 0Ch, W = 0Ah, S = 0Bh, C = 0Ch) bit
description
USE_EXT_
VBUS_IND
11.1.5 USB_INTR_EN_R_E register
R/W/S/C
7
0
The bits in this register enable interrupts and RXCMDs to be sent when the corresponding
bits in the USB_INTR_STAT register change from logic 0 to logic 1. By default, all
transitions are enabled.
VBUS_EXT
Description
Use external V
0b — PSW_N is HIGH (default).
1b — PSW_N is LOW.
reserved
Charge V
first check that V
data lines have been LOW (SE0) for 2 ms.
0b — Do not charge V
Discharge V
for an RXCMD indicating that SESS_END has changed from 0 to 1, and then resets this bit to
0 to stop the discharge.
0b — Do not discharge V
DM pull down: Enables the 15 kΩ pull-down resistor on DM.
0b — Pull-down resistor is not connected to DM.
1b — Pull-down resistor is connected to DM (default).
DP pull down: Enables the 15 kΩ pull-down resistor on DP.
0b — Pull-down resistor is not connected to DP.
1b — Pull-down resistor is connected to DP (default).
ID pull up: Connects a pull-up to the ID line and enables sampling of the ID level. Disabling the
ID line sampler will reduce ISP1507x1 power consumption.
0b — Disables sampling of the ID line (default).
1b — Enables sampling of the ID line.
indicator.
0b — Use the internal OTG comparator (default).
1b — Use the external V
Drive V
1b — Charge V
1b — Discharge V
R/W/S/C
DRV_
6
0
BUS
BUS
external: Controls the external charge pump or 5 V by the PSW_N pin.
BUS
: Charges V
reserved
R/W/S/C
BUS
BUS
: Discharges V
BUS
5
0
BUS
.
indicator: Informs the ISP1507x1 to use an external V
is discharged (see bit DISCHRG_VBUS), and that both the DP and DM
.
Rev. 03 — 26 July 2010
BUS
Table 31
BUS
BUS
BUS
(default).
R/W/S/C
CHRG_
valid indicator signal input from the FAULT pin.
VBUS
through a resistor. Used for the V
(default).
BUS
4
0
shows the bit allocation of the register.
through a resistor. If the link sets this bit to logic 1, it waits
DISCHRG_
ISP1507A1; ISP1507B1
R/W/S/C
VBUS
3
0
DM_PULL
R/W/S/C
DOWN
ULPI HS USB OTG transceiver
2
1
BUS
pulsing SRP. The link must
DP_PULL
R/W/S/C
DOWN
© ST-ERICSSON 2010. All rights reserved.
1
1
BUS
overcurrent
ID_PULL
R/W/S/C
UP
0
0
52 of 78