ISP1507B1HNTM STEricsson, ISP1507B1HNTM Datasheet - Page 11

no-image

ISP1507B1HNTM

Manufacturer Part Number
ISP1507B1HNTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1507B1HNTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1507B1HNTM
Manufacturer:
ST
0
CD00269905
Product data sheet
8.9.1 DATA[7:0]
8.9.2 V
8.9.3 RREF
8.9.4 DP and DM
8.9.5 FAULT
8.8 Power-On Reset (POR)
8.9 Detailed description of pins
The ISP1507x1 has an internal power-on reset circuit that resets all internal logic on
power-up. The ULPI interface is also reset on power-up.
Remark: When CLOCK starts toggling after power-up, the USB link must issue a reset
command over the ULPI bus to ensure correct operation of the ISP1507x1.
The ISP1507x1 is a Physical layer (PHY) containing a USB transceiver. DATA[7:0] is the
bidirectional data bus. The USB link must drive DATA[7:0] to LOW when the ULPI bus is
idle. When the link has data to transmit to the PHY, it drives a nonzero value.
The data bus can be reconfigured to carry various data types, as given in
Section
The DATA[7:0] pins can be 3-stated by driving pin CHIP_SELECT_N to HIGH. Weak
pull-down resistors are incorporated into the DATA[7:0] pins as part of the interface protect
feature. For details, see
The input power pin that sets the I/O voltage level. For details, see
and
Resistor reference analog I/O pin. A resistor, R
and GND, as shown in
biases internal analog circuitry. Less accurate resistors cannot be used and will render the
ISP1507x1 unusable.
The DP (data plus) and DM (data minus) are USB differential data pins. These must be
connected to the D+ and D− pins of the USB receptacle.
If an external V
circuit can be connected to the ISP1507x1 FAULT input pin. The ISP1507x1 will inform
the link of V
the link must:
CC(I/O)
CHIP_SELECT_N
CLOCK
DATA[7:0]
DIR
NXT
RESET_N
STP
Section
10.
BUS
17. V
BUS
fault events by sending RXCMDs on the ULPI bus. To use the FAULT pin,
CC(I/O)
overcurrent or fault circuit is used, the output fault indicator of that
Section
Rev. 03 — 26 July 2010
Section
provides power to on-chip pads of the following pins:
17. This provides an accurate voltage reference that
10.3.1.
ISP1507A1; ISP1507B1
RREF
, must be connected between RREF
ULPI HS USB OTG transceiver
Section
© ST-ERICSSON 2010. All rights reserved.
Section 9
13,
Section
11 of 78
and
14,

Related parts for ISP1507B1HNTM