DEMO9S08LIN Freescale, DEMO9S08LIN Datasheet - Page 274

no-image

DEMO9S08LIN

Manufacturer Part Number
DEMO9S08LIN
Description
Manufacturer
Freescale
Datasheet

Specifications of DEMO9S08LIN

Lead Free Status / RoHS Status
Compliant
Chapter 15 Analog-to-Digital Converter (S08ADC12V1)
15.3.2
The ADCSC2 register is used to control the compare function, conversion trigger and conversion active of
the ADC module.
274
ADTRG
ADACT
Field
1
7
6
Bits 1 and 0 are reserved bits that must always be written to 0.
Reset:
W
R
Status and Control Register 2 (ADCSC2)
Conversion Active — ADACT indicates that a conversion is in progress. ADACT is set when a conversion is
initiated and cleared when a conversion is completed or aborted.
0 Conversion not in progress
1 Conversion in progress
Conversion Trigger Select — ADTRG is used to select the type of trigger to be used for initiating a conversion.
Two types of trigger are selectable: software trigger and hardware trigger. When software trigger is selected, a
conversion is initiated following a write to ADCSC1. When hardware trigger is selected, a conversion is initiated
following the assertion of the ADHWT input.
0 Software trigger selected
1 Hardware trigger selected
ADACT
7
0
ADCH
01000
01001
01010
01011
01100
01101
01110
01111
= Unimplemented or Reserved
ADTRG
Figure 15-5. Status and Control Register 2 (ADCSC2)
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Table 15-4. ADCSC2 Register Field Descriptions
0
6
Figure 15-4. Input Channel Select (continued)
Input Select
ACFE
0
5
AD10
AD11
AD12
AD13
AD14
AD15
AD8
AD9
ACFGT
0
4
Description
0
0
3
ADCH
11000
11001
11010
11011
11100
11101
11110
11111
0
0
2
R
Freescale Semiconductor
0
1
1
Module disabled
Input Select
Reserved
V
V
AD24
AD25
AD26
AD27
REFH
REFL
R
0
0
1