DEMO9S08LIN Freescale, DEMO9S08LIN Datasheet - Page 23

no-image

DEMO9S08LIN

Manufacturer Part Number
DEMO9S08LIN
Description
Manufacturer
Freescale
Datasheet

Specifications of DEMO9S08LIN

Lead Free Status / RoHS Status
Compliant
Table 1-3
1.4
Some of the modules inside the MCU have clock source choices.
connection diagram. The ICG supplies the clock sources:
Freescale Semiconductor
ICG
1-kHz
ICGOUT is an output of the ICG module. It is one of the following:
— The external crystal oscillator
— An external clock source
— The output of the digitally-controlled oscillator (DCO) in the frequency-locked loop
System Clock Distribution
lists the functional versions of the on-chip modules.
ICGLCLK*
ICGERCLK
FFE
sub-module
ICGOUT
* ICGLCLK is the alternate BDC clock source for the MC9S08LC60 Series.
CONTROL
CPU
SYSTEM
÷
LOGIC
2
÷
2
FIXED FREQ CLOCK
MC9S08LC60 Series Data Sheet: Technical Data, Rev. 4
Figure 1-2. System Clock Distribution Diagram
(XCLK)
BUSCLK
Analog Comparator (ACMP)
Analog-to-Digital Converter (ADC)
Internal Clock Generator (ICG)
Inter-Integrated Circuit (IIC)
Keyboard Interrupt (KBI)
Serial Communications Interface (SCI)
Serial Peripheral Interface (SPI)
Timer Pulse-Width Modulator (TPM)
Liquid Crystal Display Module (LCD)
Central Processing Unit (CPU)
RTI
Table 1-3. Module Versions
BDC
TPM1
Module
LCD
TPM2
COP
TPMCLK
IIC
Figure 1-2
Version
ADC has min and max
frequency requirements.
See
and the Electricals Appendix.
2
1
4
1
2
3
3
2
1
2
ADC
SCI
Chapter 1,
shows a simplified clock
“Introduction”
SPI1
RAM
Chapter 1 Device Overview
FLASH has frequency
requirements for program
and erase operation.
See the Electricals Appendix.
FLASH
SPI2
ACMP
23