HC230F1020 Altera, HC230F1020 Datasheet - Page 185
HC230F1020
Manufacturer Part Number
HC230F1020
Description
Manufacturer
Altera
Datasheet
1.HC230F1020.pdf
(228 pages)
Specifications of HC230F1020
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
- Current page: 185 of 228
- Download datasheet (4Mb)
Unsupported
HardCopy II
Timing
Constraints for
Classic Timing
Analyzer
Altera Corporation
September 2008
The Quartus II software supports a wide variety of complex timing
constraints. When using Classic Timing Analyzer for HardCopy II
design, however, some of these constraints are not translated to SDC
format constraints when the design is transferred to the HCDC. The
unsupported timing constraints for HardCopy II are listed below:
■
■
■
■
■
■
■
If these constraints are used, you can still perform timing analysis in the
Quartus II software and produce the correct results. However, when a
HardCopy II archive for handoff is created, they will be ignored. The
translation of Quartus II timing constraints to SDC constraints simply
drops unsupported constraints; they do not feed forward to the HCDC.
Any unsupported constraints in a design are listed under the
Incompatible Assignments section in the HardCopy II Advisor (see
Figure
While it is possible to translate unsupported constraints to constraints
that are supported, the process is difficult and error-prone, often
requiring detailed analysis of the particular context in which the
constraint is used.
For this reason, Altera recommends that you use timing constraints in the
industry-standard SDC format with the TimeQuest timing analyzer or
use only supported timing constraints for Classic Timing Analyzer from
the start of your HardCopy II project. This approach avoids any
translation or constraint coverage issues that may occur later in a project
and the inevitable delay and risk that results.
In some cases, a HardCopy II project in the Quartus II software may
already be using the unsupported constraints, and you may choose either
to translate the existing, unsupported constraints, or replace them with a
new set of constraints that use only the recommended HardCopy II
timing assignments. In many cases, you may find it easier to rebuild the
constraints rather than translate existing constraints. This is because of
the ambiguous nature of many unsupported timing constraints, which
often require additional information outside of the Quartus II software
before the translation can be properly resolved. Verifying that the
translations produce the same timing constraint coverage and the same
timing analysis results can also be a time-consuming and error-prone
exercise.
Unsupported HardCopy II Timing Constraints for Classic Timing Analyzer
Clock enable multicycle paths
Inverted clocks
TSU, Th, TCO, and Min T
Internal T
Virtual clocks
Maximum clock and data skew
Maximum and minimum delay
7–5).
PD
CO
7–21
Related parts for HC230F1020
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: