HC230F1020 Altera, HC230F1020 Datasheet - Page 16
HC230F1020
Manufacturer Part Number
HC230F1020
Description
Manufacturer
Altera
Datasheet
1.HC230F1020.pdf
(228 pages)
Specifications of HC230F1020
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
HC230F1020ANQ
Manufacturer:
Discera
Quantity:
2 000
- Current page: 16 of 228
- Download datasheet (4Mb)
HardCopy Series Handbook, Volume 1
Embedded
Memory
2–8
Preliminary
M4K RAM blocks (4 Kbits)
M-RAM blocks (512 Kbits)
Total RAM bits (bits)
Table 2–3. HardCopy II Embedded Memory Resources
Feature
f
Dynamic mode switching allows the designer to set up each Stratix II
DSP block to dynamically switch between the following three modes:
■
■
■
Each half of a Stratix II DSP block has separate mode control signals.
Since DSP block functions are implemented in HardCopy II devices using
HCells, HardCopy II devices do not support dynamic mode switching. If
this feature is used, the Quartus II software flags the DSP implementation
and does not allow you to migrate the design. The fitter reports that all
HardCopy II devices are not compatible with the design. To migrate your
Stratix II design to a HardCopy II companion device, disable dynamic
switching in the DSP blocks.
For more information on the Stratix II DSP operational modes, refer to
the Stratix II Device Handbook.
HardCopy II memory blocks can implement various types of memory
with or without parity, including true dual-port, simple dual-port, and
single-port RAM, ROM, and FIFO buffers. HardCopy II devices support
the same memory functions and features as Stratix II FPGAs.
Functionally, the memory in both devices are identical. However, the
number of available memory blocks differs based on density
Since device functionality is fixed in HardCopy II devices, M4K block
contents cannot be preloaded or initialized with a MIF when they are
configured as RAM. When the M4K blocks are used as ROM, they will
initialize to the design’s ROM contents.
When using the non-registered outputs mode for the HardCopy II M4K
memory block, the outputs power up uninitialized. When using the
registered outputs mode for the HardCopy II M4K memory blocks, the
HC210W
875,520
Up to four 18-bit independent multipliers
Up to two 8-bit multiplier-accumulators
One 36-bit multiplier
190
0
875,520
HC210
190
0
3,059,712
HC220
408
2
6,368,256
HC230
614
6
Altera Corporation
September 2008
8,847,360
(Table
HC240
768
9
2–3).
Related parts for HC230F1020
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: