ADSP-BF514KSWZ-4F4 Analog Devices Inc, ADSP-BF514KSWZ-4F4 Datasheet - Page 36
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADSP-BF514KSWZ-4F4
Manufacturer Part Number
ADSP-BF514KSWZ-4F4
Description
Low-Pwr BF Proc W/flash & Cnsmr Conctvty
Manufacturer
Analog Devices Inc
Series
Blackfin®r
Type
Fixed Pointr
Datasheets
1.ADSP-BF531SBSTZ400.pdf
(12 pages)
2.ADSP-BF512KSWZ-3.pdf
(68 pages)
3.ADSP-BF514KSWZ-4F4.pdf
(72 pages)
Specifications of ADSP-BF514KSWZ-4F4
Interface
I²C, PPI, RSI, SPI, SPORT, UART/USART
Clock Rate
400MHz
Non-volatile Memory
FLASH (4Mbit)
On-chip Ram
116kB
Voltage - I/o
1.8V, 2.5V, 3.3V
Voltage - Core
1.30V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
176-LQFP Exposed Pad, 176-eLQFP, 176-HLQFP
Architecture
Modified Harvard
Format
Fixed Point
Clock Freq (max)
400MHz
Device Input Clock Speed
400MHz
Ram Size
48KB
Program Memory Size
1024KB
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
176
Package Type
LQFP EP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-BF514KSWZ-4F4
Manufacturer:
Analog Devices Inc
Quantity:
10 000
ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F
SDRAM Interface Timing
Table 31. SDRAM Interface Timing
1
2
Parameter
Timing Requirements
t
t
Switching Characteristics
t
t
t
t
t
t
t
The t
Command pins/balls include: SRAS, SCAS, SWE, SDQM, SMS, SA10, SCKE.
SSDAT
HSDAT
SCLK
SCLKH
SCLKL
DCAD
HCAD
DSDAT
ENSDAT
SCLK
value is the inverse of the f
Data Setup Before CLKOUT
Data Hold After CLKOUT
CLKOUT Period
CLKOUT Width High
CLKOUT Width Low
Command, Address, Data Delay After CLKOUT
Command, Address, Data Hold After CLKOUT
Data Disable After CLKOUT
Data Enable After CLKOUT
DATA (OUT)
COMMAND,
ADDRESS
DATA (IN)
CLKOUT
(OUT)
1
SCLK
specification discussed in
t
NOTE: COMMAND =
SSDAT
Rev. A | Page 36 of 72 | August 2010
Table
Figure 13. SDRAM Interface Timing
2
14. Package type and reduced supply voltages affect the best-case value listed here.
2
t
DCAD
,
t
HSDAT
t
SCLK
,
t
ENSDAT
, SDQM,
Min
12.5
5
5
1
0
1.5
1.3
1.8V Nominal
t
DCAD
t
, SA10, SCKE.
HCAD
V
DDMEM
Max
5
5.5
t
SCLKL
t
HCAD
t
Min
1.5
0.8
10
4
4
1
0
SCLKH
t
DSDAT
2.5/3.3V Nominal
V
DDMEM
Max
4
5
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns