AFS250-FGG256 Actel, AFS250-FGG256 Datasheet - Page 113

FPGA - Field Programmable Gate Array 250K System Gates

AFS250-FGG256

Manufacturer Part Number
AFS250-FGG256
Description
FPGA - Field Programmable Gate Array 250K System Gates
Manufacturer
Actel
Datasheet

Specifications of AFS250-FGG256

Processor Series
AFS250
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
114
Data Ram Size
36864
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
250 K
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS250-FGG256
Manufacturer:
Actel
Quantity:
135
Part Number:
AFS250-FGG256
Manufacturer:
ACTEL
Quantity:
6 800
Part Number:
AFS250-FGG256
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS250-FGG256I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Fusion uses a remote diode as a temperature sensor. The Fusion Temperature Monitor uses a
differential input; the AT pin and ATRTN (AT Return) pin are the differential inputs to the Temperature
Monitor. There is one Temperature Monitor in each Quad. A simplified block diagram is shown in
Figure
Figure 2-78 • Block Diagram for Temperature Monitor Circuit
The Fusion approach to measuring temperature is forcing two different currents through the diode with a
ratio of 10:1. The switch that controls the different currents is controlled by the Temperature Monitor
Strobe signal, TMSTB. Setting TMSTB to '1' will initiate a Temperature reading. The TMSTB should
remain '1' until the ADC finishes sampling the voltage from the Temperature Monitor. The minimum
sample time for the Temperature Monitor cannot be less than the minimum strobe high time minus the
setup time.
Figure 2-79 • Timing Diagram for the Temperature Monitor Strobe Signal
2-78.
Figure 2-79
ADCSTART
10
TMSTBx
ATx
ATRTNxy
μA
VADC
shows the timing diagram.
TMSTBx
t
100
TMSLO
μA
∆V
+
t
R e v i s i o n 1
VDD33A
TMSSET
+
12.5 X
t
TMSHI
ADC should start
sampling at this point
Actel Fusion Family of Mixed Signal FPGAs
VADC
for MUX Channel
(refer Table 2-36
to Analog MUX
Number)
2- 97

Related parts for AFS250-FGG256